- 您現在的位置：買賣IC網 > PDF目錄42519 > 97042-01 (PEREGRINE SEMICONDUCTOR CORP) PHASE LOCKED LOOP, CQCC44 PDF資料下載
參數資料
| 型號： | 97042-01 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, CQCC44 |
| 封裝： | CERAMIC, QFJ-44 |
| 文件頁數： | 8/12頁 |
| 文件大小： | 358K |
| 代理商： | 97042-01 |
Product Specification
PE97042
Page 5 of 12
Document No. 70-0236-04
│ www.psemi.com
2007-2010 Peregrine Semiconductor Corp. All rights reserved.
Table 6. AC Characteristics: VDD = 3.3 V, -40° C < TA < 85° C, unless otherwise specified
Note 1: Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk
specification.
Note 2: CMOS logic levels can be used to drive reference input if DC coupled. For Sin wave inputs, amplitude needs to be a minimum of 0.5Vp-p.
Note 3: Parameter is guaranteed through characterization only and is not tested.
Note 4: Parameters below are not tested for die sales. These parameters are verified during the element evaluation.
Symbol
Parameter
Conditions
Min
Typical
Max
Units
Control Interface and Latches (see Figures 1 and 9)
fClk
CLOCK Serial data clock frequency
(Note 1)
10
MHz
tClkH
CLOCK Serial clock HIGH time
30
ns
tClkL
CLOCK Serial clock LOW time
30
ns
tDSU
DATA set-up time after CLOCK rising edge
10
ns
DATA hold time after CLOCK rising edge
10
ns
tPW
S_WR pulse width
30
ns
tCWR
CLOCK rising edge to S_WR rising edge.
30
ns
tCE
CLOCK falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to CLOCK rising edge.
30
ns
tEC
E_WR transition to CLOCK rising edge
30
ns
tMDO
MSEL data out delay after FIN rising edge
CL = 12 pf
8
ns
Main Divider (Including Prescaler) (Note 4)
PFin
Input level range
External AC coupling
275 MHz
≤ Freq ≤ 3200MHz
-5
5
dBm
External AC coupling
3.2 GHz < Freq
≤ 3.5 GHz
3.15 V
≤ VDD ≤ 3.45 V
0
5
dBm
Main Divider (Prescaler Bypassed) (Note 4)
FIN
Operating frequency
50
300
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
FR
Operating frequency
(Note 3)
100
MHz
PFr
Reference input power (Note 2)
Single-ended input
-2
10
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
50
MHz
SSB Phase Noise (Fin = 1.9 GHz, fr = 20 MHz, fc = 20 MHz, LBW = 50 kHz, VDD = 3.3 V, Temp = 25
° C) (Note 4)
ΦN
Phase Noise
100 Hz Offset
-89
dBc/Hz
ΦN
Phase Noise
1 kHz Offset
-95
dBc/Hz
ΦN
Phase Noise
10 kHz Offset
-102
dBc/Hz
SSB Phase Noise (Fin = 1.9 GHz, fr = 20 MHz, fc = 20 MHz, LBW = 50 kHz, VDD = 3.0 V, Temp = 25
° C) (Note 4)
ΦN
Phase Noise
100 Hz Offset
-87
dBc/Hz
ΦN
Phase Noise
1 kHz Offset
-94
dBc/Hz
ΦN
Phase Noise
10 kHz Offset
-101
dBc/Hz
相關PDF資料 |
PDF描述 |
|---|---|
| 97042-11 | PHASE LOCKED LOOP, 300 MHz, CQCC44 |
| 97042-99 | PHASE LOCKED LOOP, 300 MHz, UUC |
| 97050-1020 | PZA320, IC SOCKET |
| 97050-2121 | PZA320, IC SOCKET |
| 97050-1021 | PZA320, IC SOCKET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 97042019 | 制造商:Laird Technologies Inc 功能描述:CSTR FRG NIB |
| 97042031 | 制造商:Laird Technologies Inc 功能描述:OSTRSDRNG ECE089 |
| 970420361 | 功能描述:Hex Spacer Threaded M3x0.5 Steel 1.654" (42.00mm) 制造商:wurth electronics inc 系列:WA-SSTII 零件狀態:新產品 類型:六角襯墊 有絲/無絲:有螺紋 公母:母頭，母頭 螺釘，螺紋規格:M3x0.5 直徑 - 內部:- 直徑 - 外部:0.236"（6.00mm） 六角形 板間高度:1.654"（42.00mm） 長度 - 總:1.654"（42.00mm） 特性:表面貼裝型 材料:鋼 鍍層:鋅 顏色:- 重量:- 標準包裝:750 |
| 97042119 | 制造商:Laird Technologies Inc 功能描述:CSTR FRG NIB |
| 97042304 | 制造商:Laird Technologies Inc 功能描述:CSTR FRG AG |
發布緊急采購，3分鐘左右您將得到回復。