- 您現在的位置：買賣IC網 > PDF目錄294785 > A1415A-3VQG100I FPGA, 200 CLBS, 1500 GATES, PQFP100 PDF資料下載
參數資料
| 型號： | A1415A-3VQG100I |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 200 CLBS, 1500 GATES, PQFP100 |
| 封裝： | 1 MM HEIGHT, MO-136, VQFP-100 |
| 文件頁數： | 1/68頁 |
| 文件大小： | 489K |
| 代理商： | A1415A-3VQG100I |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
September 1997
1-175
1997 Actel Corporation
Accelerator Series FPGAs
– ACT 3 Family
Features
Up to 10,000 Gate Array Equivalent Gates
(up to 25,000 equivalent PLD Gates)
Highly Predictable Performance with 100% Automatic
Placement and Routing
7.5 ns Clock-to-Output Times
Up to 250 MHz On-Chip Performance
Up to 228 User-Programmable I/O Pins
Four Fast, Low-Skew Clock Networks
More than 500 Macro Functions
Replaces up to twenty 32 macro-cell CPLDs
Replaces up to one hundred 20-pin PAL Packages
Up to 1153 Dedicated Flip-Flops
VQFP, TQFP, BGA, and PQFP Packages
Nonvolatile, User Programmable
Fully Tested Prior to Shipment
5.0V and 3.3V Versions
Optimized for Logic Synthesis Methodologies
Low-power CMOS Technology
Device
A1415
A1425
A1440
A1460
A14100
Capacity
Gate Array Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Packages (40 gates)
20-Pin PAL Equivalent Packages (100 gates)
1,500
3,750
40
15
2,500
6,250
60
25
4,000
10,000
100
40
6,000
15,000
150
60
10,000
25,000
250
100
Logic Modules
S-Module
C-Module
200
104
96
310
160
150
564
288
276
848
432
416
1,377
697
680
Dedicated Flip-Flops1
264
360
568
768
1,153
User I/Os (maximum)
80
100
140
168
228
Packages2 (by pin count)
CPGA
PLCC
PQFP
RQFP
VQFP
TQFP
BGA
CQFP
100
84
100
—
100
—
133
84
100, 160
—
100
—
132
175
84
160
—
100
176
—
207
—
160, 208
—
176
225
196
257
—
208
—
313
256
Performance3 (maximum, worst-case commercial)
Chip-to-Chip4
Accumulators (16-bit)
Loadable Counter (16-bit)
Prescaled Loadable Counters (16-bit)
Datapath, Shift Registers
Clock-to-Output (pad-to-pad)
108 MHz
63 MHz
110 MHz
250 MHz
7.5 ns
108 MHz
63 MHz
110 MHz
250 MHz
7.5 ns
100 MHz
63 MHz
110 MHz
250 MHz
8.5 ns
97 MHz
63 MHz
110 MHz
200 MHz
9.0 ns
93 MHz
63 MHz
105 MHz
200 MHz
9.5 ns
Notes:
1.
One flip-flop per S-Module, two flip-flops per I/O-Module.
2.
See product plan on page 1-178 for package availability.
3.
Based on A1415A-3, A1425A-3, A1440B-3, A1460B-3, and A14100B-3.
4.
Clock-to-Output + Setup
相關PDF資料 |
PDF描述 |
|---|---|
| A1415A-PLG84C | FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQCC84 |
| A1415A-PLG84I | FPGA, 200 CLBS, 1500 GATES, PQCC84 |
| A1415A-PQG100C | FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQFP100 |
| A1415A-PQG100I | FPGA, 200 CLBS, 1500 GATES, PQFP100 |
| A1415A-VQG100C | FPGA, 200 CLBS, 1500 GATES, 125 MHz, PQFP100 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| A1415AA-1BG208B | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family |
| A1415AA-1BG208C | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family |
| A1415AA-1BG208I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family |
| A1415AA-1BG208M | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family |
| A1415AA-1CQ208B | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family |
發布緊急采購，3分鐘左右您將得到回復。