国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號: AD8300
廠商: Analog Devices, Inc.
英文描述: +3 Volt, Serial Input Complete 12-Bit DAC(串行輸入完備的12位D/A轉(zhuǎn)換器)
中文描述: 3伏,串行輸入完整的12位DAC(串行輸入完備的12位的D / A轉(zhuǎn)換器)
文件頁數(shù): 8/8頁
文件大?。?/td> 328K
代理商: AD8300
REV. 0
–8–
AD8300
V
OH
and V
OL
voltage levels. Consequently, for optimum dissipa-
tion use of CMOS logic versus TTL provides minimal dissipa-
tion in the static state. A V
INL
= 0 V on the logic input pins
provides the lowest standby dissipation of 1.2 mA with a +3.3 V
power supply.
As with any analog system, it is recommended that the AD8300
power supply be bypassed on the same PC card that contains
the chip. Figure 12 shows the power supply rejection versus fre-
quency performance. This should be taken into account when
using higher frequency switched-mode power supplies with
ripple frequencies of 100 kHz and higher.
One advantage of the rail-to-rail output amplifiers used in the
AD8300 is the wide range of usable supply voltage. The part is
fully specified and tested over temperature for operation from
+2.7 V to +5.5 V. If reduced linearity and source current capa-
bility near full scale can be tolerated, operation of the AD8300
is possible down to +2.1 volts. The minimum operating supply
voltage versus load current plot in Figure 2 provides information
for operation below V
DD
= +2.7 V.
TIMING AND CONTROL
The AD8300 has a separate serial-input register from the 12-bit
DAC register that allows preloading of a new data value into the
serial register without disturbing the present DAC output volt-
age value. Data can only be loaded when the
CS
pin is active
low. After the new value is fully loaded in the serial-input regis-
ter, it can be asynchronously transferred to the DAC register by
strobing the
LD
pin. The DAC register uses a level sensitive
LD
strobe that should be returned high before any new data is
loaded into the serial-input register. At any time the contents of
the DAC resister can be reset to zero by strobing the
CLR
pin
which causes the DAC output voltage to go to zero volts. All of
the timing requirements are detailed in Figure 3 along with
Table I, Control Logic Truth Table.
All digital inputs are protected with a Zener type ESD protec-
tion structure (Figure 22) that allows logic input voltages to
exceed the V
DD
supply voltage. This feature can be useful if the
user is loading one or more of the digital inputs with a 5V
CMOS logic input voltage level while operating the AD8300 on
a +3.3 V power supply. If this mode of interface is used, make
sure that the V
OL
of the +5 V CMOS meets the V
IL
input
requirement of the AD8300 operating at 3 V. See Figure 7 for
the effect on digital logic input threshold versus operating V
DD
supply voltage.
V
DD
LOGIC
IN
GND
Figure 22. Equivalent Digital Input ESD Protection
Unipolar Output Operation
This is the basic mode of operation for the AD8300. The
AD8300 has been designed to drive loads as low as 400
in
parallel with 500 pF. The code table for this operation is shown
in Table II.
APPLICATIONS INFORMATION
See DAC8512 data sheet for additional application circuit ideas.
Table II. Unipolar Code Table
Hexadecimal
Number in
DAC Register
Decimal
Number in
DAC Register
Analog Output
Voltage (V)
FFF
801
800
7FF
000
4095
2049
2048
2047
0
+2.0475
+1.0245
+1.0240
+1.0235
+0.0000
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
8-Lead SOIC (SO-8)
0.0098 (0.25)
0.0075 (0.19)
0.0500 (1.27)
0.0160 (0.41)
8
°
0
°
0.0196 (0.50)
0.0099 (0.25)
x 45
°
PIN 1
0.1574 (4.00)
0.1497 (3.80)
0.2440 (6.20)
0.2284 (5.80)
4
5
1
8
0.0192 (0.49)
0.0138 (0.35)
(1.27)
BSC
0.0688 (1.75)
0.0532 (1.35)
0.0098 (0.25)
0.0040 (0.10)
0.1968 (5.00)
0.1890 (4.80)
8-Pin Plastic DIP (N-8)
0.160 (4.06)
0.115 (2.93)
0.130
(3.30)
MIN
0.210
(5.33)
MAX
0.015
(0.381) TYP
0.430 (10.92)
0.348 (8.84)
0.280 (7.11)
0.240 (6.10)
4
5
8
1
0.070 (1.77)
0.045 (1.15)
0.022 (0.558)
0.014 (0.356)
0.325 (8.25)
0.300 (7.62)
0
°
- 15
°
0.100
(2.54)
BSC
0.015 (0.381)
0.008 (0.204)
SEATING
PLANE
0.195 (4.95)
0.115 (2.93)
P
C
相關(guān)PDF資料
PDF描述
AD8302ARU-REEL LF.2.7 GHz RF/IF Gain and Phase Detector
AD8302 LF.2.7 GHz RF/IF Gain and Phase Detector
AD8302-EVAL LF.2.7 GHz RF/IF Gain and Phase Detector
AD8302ARU LF.2.7 GHz RF/IF Gain and Phase Detector
AD8302ARU-REEL7 LF.2.7 GHz RF/IF Gain and Phase Detector
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8300AN 功能描述:IC DAC 12-BIT SERIAL 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD8300ANZ 功能描述:IC DAC 12BIT SERIAL 8DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD8300AR 功能描述:IC DAC 12BIT 3V SRL-IN 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD8300AR-REEL 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 8-Pin SOIC N T/R
AD8300ARZ 功能描述:IC DAC 12BIT 3V SRL-IN 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)