- 您現在的位置：買賣IC網 > PDF目錄373966 > AD974BRS (ANALOG DEVICES INC) 4-Channel, 16-Bit, 200 kSPS Data Acquisition System PDF資料下載
參數資料
| 型號： | AD974BRS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數： | 11/20頁 |
| 文件大小： | 202K |
| 代理商： | AD974BRS |
REV. A
AD974
–11–
EXTERNAL CONTINUOUS CLOCK DATA READ AFTER
CONVERSION WITH SYNC OUTPUT GENERATED
Figure 8 illustrates the method by which data from conversion
“n” can be read after the conversion is complete using a con-
tinuous external clock, with the generation of a SYNC output.
What permits the generation of a SYNC output is a transition of
DATACLK either while
CS
is high or while both
CS
and R/
C
are
low.
With a continuous clock the
CS
pin cannot be tied low as it
could be with a discontinuous clock. Use of a continuous clock,
while a conversion is occurring, can increase the DNL and
Transition Noise of the AD974.
After a conversion is complete, indicated by
BUSY
returning
high, the result of that conversion can be read while
CS
is low
and R/
C
is high. In Figure 8 clock pulse #0 is used to enable the
generation of a SYNC pulse. The SYNC pulse is actually clocked
out approximately 40 ns after the rising edge of clock pulse #1.
The SYNC pulse will be valid on the falling edge of clock pulse
#1 and the rising edge of clock pulse #2. The MSB will be valid
on the falling edge of clock pulse #2 and the rising edge of clock
pulse #3. The LSB will be valid on the falling edge of clock
pulse #17 and the rising edge of clock pulse #18.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz) the
maximum possible throughput is approximately 195 kHz and
not the rated 200 kHz.
EXT
DATACLK
CS
R/
C
BUSY
SYNC
DATA
0
t
12
t
13
t
14
1
2
3
4
17
18
t
1
t
15
t
10
t
2
t
16
t
17
t
12
t
18
t
18
t
19
BIT 15
(MSB)
BIT 14
BIT 0
(LSB)
Figure 8. Conversion and Read Timing Using an External Continuous Data Clock (EXT/
INT
Set to Logic High)
相關PDF資料 |
PDF描述 |
|---|---|
| AD9750* | 10-Bit. 125 MSPS High Performance TxDAC D/A Converter |
| AD9750-EB | 10-Bit, 125 MSPS High Performance TxDAC D/A Converter |
| AD9750AR | 10-Bit, 125 MSPS High Performance TxDAC D/A Converter |
| AD9750ARU | 10-Bit, 125 MSPS High Performance TxDAC D/A Converter |
| AD9750 | 10-Bit D/A Converter(100MSPS,10位D/A轉換器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD974BRS-RL7 | 功能描述:IC DAS 16BIT 4CH 200KSPS 28SSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD974BRSZ | 功能描述:IC DAS 16BIT 4CH 200KSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD974BRZ | 功能描述:IC DAS 16BIT 4CH 200KSPS 28SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數據接口:串行，并聯 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD9750 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 125 MSPS High Performance TxDAC D/A Converter |
發布緊急采購，3分鐘左右您將得到回復。