
2500 MHz to 2900 MHz Rx Mixer with
Integrated Fractional-N PLL and VCO
ADRF6604
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2010 Analog Devices, Inc. All rights reserved.
FEATURES
Rx mixer with integrated fractional-N PLL
RF input frequency range: 1200 MHz to 3600 MHz
Internal LO frequency range: 2500 MHz to 2900 MHz
Input P1dB: 14.6 dBm
Input IP3: 27.5 dBm
IIP3 optimization via external pin
SSB noise figure
IP3SET pin open: 14.2 dB
IP3SET pin at 3.3 V: 15.4 dB
Voltage conversion gain: 6.3 dB
Matched 200 Ω IF output impedance
IF 3 dB bandwidth: 500 MHz
Programmable via 3-wire SPI interface
40-lead, 6 mm × 6 mm LFCSP
APPLICATIONS
Cellular base stations
GENERAL DESCRIPTION
The ADRF6604 is a high dynamic range active mixer with an
integrated fractional-N phase-locked loop (PLL) and a voltage-
controlled oscillator (VCO) for internal mixer LO generation.
ADRF6604 forms a family of integrated PLL/mixers. The
ADRF6604 covers the frequency range of 2500 MHz to 2900 MHz.
The PLL reference input can support input frequencies from
12 MHz to 160 MHz. The PFD output controls a charge pump
whose output drives an off-chip loop filter.
The loop filter output is then applied to an integrated VCO. The
VCO output at 2 × fLO is applied to an LO divider, as well as to a
programmable PLL divider. The programmable PLL divider is
controlled by a Σ-Δ modulator (SDM). The modulus of the SDM
can be programmed from 1 to 2047.
The active mixer converts the single-ended 50 Ω RF input to
a 200 Ω differential IF output. The IF output can operate up
to 500 MHz.
The ADRF6604 is fabricated using an advanced silicon-germanium
BiCMOS process. It is available in a 40-lead, RoHS-compliant,
6 mm × 6 mm LFCSP with an exposed paddle. Performance is
specified over the 40°C to +85°C temperature range.
Table 1.
Part No.
Internal
LO Range
±3 dB RF Input
Balun Range
±1 dB RF Input
Balun Range
ADRF6601
750 MHz to
1160 MHz
300 MHz to
2500 MHz
450 MHz to
1600 MHz
1550 MHz to
2150 MHz
1000 MHz to
3100 MHz
1350 MHz to
2750 MHz
2100 MHz to
2600 MHz
1100 MHz to
3200 MHz
1450 MHz to
2850 MHz
ADRF6604
2500 MHz to
2900 MHz
1200 MHz to
3600 MHz
1600 MHz to
3200 MHz
FUNCTIONAL BLOCK DIAGRAM
MUX
RSET
CP VTUNE
LODRV_EN
LON
LOP
IP3SET
VCC1
2:1
MUX
VCO
CORE
RFIN
TEMP
SENSOR
DECLVCO
DECL2P5
DECL3P3
IFP
BUFFER
IFN
VCC2
VCC_LO
VCC_MIX
VCC_V2I
VCC_LO
NC
–
+
CHARGE PUMP
250A,
500A (DEFAULT),
750A,
1000A
PRESCALER
÷2
LE
CLK
SPI
INTERFACE
DATA
MUXOUT
NC
3.3V
LDO
2.5V
LDO
VCO
LDO
DIV
BY
2, 1
PLL_EN
REF_IN
GND
ADRF6604
INTERNAL LO RANGE
2500MHz TO 2900MHz
34
19
18
39
3
5
4
8
6
14
13
12
16
38
37
36
7
11 15 20 21 23 24 25 28 30 31 35
32
33
2
9
40
26
29
27
17
10
1
22
PHASE
FREQUENCY
DETECTOR
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
FRACTION
REG
MODULUS
INTEGER
REG
N COUNTER
21 TO 123
×2
÷2
÷4
0
85
53
-0
01
Figure 1.