- 您現在的位置：買賣IC網 > PDF目錄65529 > ICS527R-04T 527 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF資料下載
參數資料
| 型號： | ICS527R-04T |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 527 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 0.150 INCH, 0.025 INCH PITCH, MO-153, SSOP-28 |
| 文件頁數： | 1/9頁 |
| 文件大小： | 165K |
| 代理商： | ICS527R-04T |
ICS527-04
MDS 527-04 D
1
Revision 122804
Integrated Circuit Systems, Inc.
● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
Clock Slicer User Configurable PECL input Zero Delay Buffer
Description
The ICS527-04 Clock Slicer is the most flexible way to
generate an output clock from an input clock with zero
skew. The user can easily configure the device to
produce nearly any output clock that is multiplied or
divided from the input clock. The part supports
non-integer multiplications and divisions. Using
Phase-Locked Loop (PLL) techniques, the device
accepts an input clock up to 200 MHz and produces an
output clock up to 160 MHz.
The ICS527-04 aligns rising edges on PECLIN with
FBPECL at a ratio determined by the reference and
feedback dividers.
For other PECL output clocks, see the ICS507-01,
ICS525-03, or the MK3707. For PECL in and CMOS
out, see the ICS527-02. For CMOS in and PECL out
with zero delay, use the ICS527-03.
Features
Packaged as 28-pin SSOP (150 mil body)
Synchronizes fractional clocks rising edges
CMOS in to PECL out
PECL in to PECL out
Pin selectable dividers
Zero input to output skew
User determines the output frequency - no software
needed
Slices frequency or period
Input clock frequency of 1.5 MHz - 200 MHz
Output clock frequencies up to 160 MHz
Very low jitter
Duty cycle of 45/55
Operating voltage of 3.3 V
Advanced, low power CMOS process
Block Diagram
PECLIN
VDD
GND
2
PECLO
Reference
Divider
PECLIN
Phase Comparator,
Charge Pump, and
Loop Filter
VCO
Output
Divider
7
R6:R0
F6:F0
S1:S0
Feedback
Divider
1
0
Divide
by 2
FBPECL
1
0
Divide
by 2
VDD
RES
IRANGE
560 ohm
68 ohm
180 ohm
68 ohm
180 ohm
2
PECLO
VDD
相關PDF資料 |
PDF描述 |
|---|---|
| ICS527R-04 | 527 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS527R-04LFT | 527 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS527R-04 | 527 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS541MT | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS544MI-01 | 156 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ICS5300V-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ICS5300V-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ICS5300V-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ICS5301V-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ICS5301V-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發布緊急采購，3分鐘左右您將得到回復。