- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65534 > ICS91309YFILF-T (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF資料下載
參數(shù)資料
| 型號： | ICS91309YFILF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | MO-137, SSOP-16 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大小： | 106K |
| 代理商： | ICS91309YFILF-T |
Integrated
Circuit
Systems, Inc.
General Description
Features
ICS91309I
0770B—02/02/04
Block Diagram
High Performance Communication Buffer
Pin Configuration
Zero input - output delay
Frequency range 10 - 133 MHz (3.3V)
5V tolerant input REF
High loop filter bandwidth ideal for Spread Spectrum
applications.
Less than 125 ps cycle to cycle Jitter
Skew controlled outputs
Available in 16 pin, 150 mil SSOP, SOIC & 4.40mm
TSSOP packages
Skew: Group-to-Group: <215 ps
Skew within Group: <100 ps
Industrial temperature range: -40°C to +85°C
The ICS91309I is a high performance, low skew, low jitter
zero delay buffer.
It uses a phase lock loop (PLL)
technology to align, in both phase and frequency, the REF
input with the CLKOUT signal. It is designed to distribute
high speed clocks in communication systems operating
at speeds from 10 to 133 MHz.
The ICS91309I provides synchronization between the
input and output. The synchronization is established via
CLKOUT feed back to the input of the PLL. Since the skew
between the input and output is less than +/- 350 pS, the
part acts as a zero delay buffer.
ICS91309I has two banks of four outputs controlled by
two address lines. Depending on the selected address
line, bank B or both banks can be put in a tri-state mode.
In this mode, the PLL is still running and only the output
buffers are put in a high impedance mode. The test mode
shuts off the PLL and connects the input directly to the
output buffers (see table below for functionality).
ICS91309I comes in a 16-pin 150 mil SOIC, SSOP or
4.40mm TSSOP package. In the absence of REF input,
the device will enter a powerdown mode. In this mode, the
PLL is turned off and the output buffers are pulled low.
Power down mode provides the lowest power consumption
for a standby condition.
16 pin SSOP, SOIC & TSSOP
REF
CLKA1
CLKA2
VDD
GND
CLKB1
CLKB2
FS2
CLKOUT
CLKA4
CLKA3
VDD
GND
CLKB4
CLKB3
FS1
ICS913
09I
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Functionality
FS2 FS1 CLKA(1:4) CLKB(1:4) CLKOUT
Ouput
Source
PLL
Shutdown
0
Tristate
Driven
PLL
N
0
1
Driven
Tristate
Driven
PLL
N
10
PLL
Bypass
Mode
PLL
Bypass
Mode
PLL
Bypass
Mode
REF
Y
1
Driven
PLL
N
相關PDF資料 |
PDF描述 |
|---|---|
| ICS91309YFLF-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS91309YGLF-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS91309YM-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS91309YG-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS91309YMLF-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9131 | 制造商:ICS 制造商全稱:ICS 功能描述:32 KhZ Motherboard Frequency Generator |
| ICS9131-01CM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| ICS9131-01CN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| ICS9131-01CN16 | 制造商:ICS 制造商全稱:ICS 功能描述:32 KhZ Motherboard Frequency Generator |
| ICS9131-01CS16 | 制造商:ICS 制造商全稱:ICS 功能描述:32 KhZ Motherboard Frequency Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。