- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371051 > MC68HC11KW1 (MOTOROLA INC) High-density complementary metal oxide semiconductor HCMOS) microcontroller unit PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11KW1 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| 中文描述： | 8-BIT, EEPROM, 4 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 76/238頁(yè) |
| 文件大小： | 798K |
| 代理商： | MC68HC11KW1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)
MOTOROLA
4-32
MC68HC11KW1
OPERATING MODES AND ON-CHIP MEMORY
4
4.4.7
PGAR — Port G assignment register
PGAR selects which pins are used for I/O or memory expansion address lines, defining which
extended address lines are used. The memory expansion address lines are shared with port G
I/O pins. Selecting an address on one of these pins causes a port G pin to be lost. Therefore, to
allow unused lines to serve as general-purpose I/O, select only those address lines that are
needed by the expansion logic. If neither bank uses a particular expansion address bit, the
corresponding pin is available for general-purpose I/O. If an address line is not required, clear the
appropriate bit in PGAR. (A special case exists for the address lines that overlap the CPU address
lines XA[15:13]. If these lines are selected as address lines in PGAR, but are not used in either
window, the corresponding CPU address line is output on the appropriate port G pin.)
Bits [7:6]
— Not implemented; always read zero.
PGAR[5:0] — Port G pin assignment
1 (set)
–
Corresponding port G pin is expansion address line (XA[18:13]).
0 (clear) –
Corresponding port G pin is general-purpose I/O.
4.5
Chip selects
The function of the chip selects is to minimize the amount of external glue logic needed to interface
the MCU to external devices. Such factors as polarity, address block size, and clock stretching can
be controlled using the chip-select registers.
When enabled, a chip select signal is asserted whenever the CPU makes an access to a
designated range of addresses. Bus control signals and chip select signals are synchronous with
the external E clock signal. Refer to the section on expansion bus timing (Section A.5.4) in the
electrical specifications chapter. The length of the external E clock cycle to which the external
device is synchronized can be stretched to accommodate devices that are slower than the MCU.
There are six chip select control registers. Chip select functions are enabled by control bits in the
CSCTL register. When an MCU pin is not used for chip select functions, it can be used for
general-purpose I/O.
The MC68HC11KW1 has four software configured chip selects that are enabled in expanded
modes. The chip select for I/O (CSIO) is used for I/O expansion. The program chip select
(CSPROG) is used with an external memory that contains the reset vectors and program. The two
general-purpose chip selects, CSGP1 and CSGP2, are used to enable external devices. These
external devices can be in the 64K byte memory space or in the expanded memory space.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Port G assignment (PGAR)
$002D
0
0
PGAR5 PAGR4 PGAR3PGAR2PGAR1PGAR0 0000 0000
TPG
74
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11L6CFN | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6FS | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6FU | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6L | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6MFB | HCMOS MICROCONTROLLER UNIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11L0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers |
| MC68HC11L0CFN2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11L0CFN3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11L0CFU2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11L0CFU3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。