
MC54/74HC160A MC54/74HC162A
MOTOROLA
High–Speed CMOS Logic Data
DL129 — Rev 6
4
* Applies to noncascaded/nonsynchronously clocked configurations only. With synchronously cascaded counters, (1) Clock to Ripple Carry Out
propagation delays, (2) Enable T or Enable P to Clock setup times, and (3) Clock to Enable T or Enable P hold times determine fmax. However,
if Ripple Carry Out of each stage is tied to the Clock of the next stage (nonsynchronously clocked), the fmax in the table above is applicable.
See Applications Information in this data sheet.
NOTES:
1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
2. Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
Symbol
b l
Parameter
25 C
U i
6.0
35
– 55 to
TBD
TBD
29
125 C
24
6.0
(Figures 1 and 7)
3.0
35
43
TBD
28
TBD
6.0
6.0
4.5
6.0
(Figures 1 and 7)
3.0
36
210
TBD
53
54
30
37
TBD
37
TBD
2.0
3.0
27
205
TBD
255
TBD
43
310
TBD
Maximum Propagation Delay, Reset to Q (HC160A Only)
(Figures 2 and 7)
2.0
3.0
43
37
33
265
TBD
45
315
TBD
ns
(Figures 2 and 7)
Maximum Propagation Delay, Enable T to Ripple Carry Out
2.0
6.0
160
175
66
56
200
34
240
41
ns
tPHL
6.0
2.0
6.0
195
245
42
50
295
Maximum Propagation Delay, Clock to Ripple Carry Out
4.5
6.0
2.0
44
37
215
220
220
54
46
265
45
ns
tPHL
2.0
15
270
65
55
325
tPHL
4.5
6.0
Maximum Propagation Delay, Reset to Ripple Carry Out
(HC160A Only)
2.0
22
275
55
47
330
Maximum Output Transition Time, Any Output
19
CPD
Power Dissipation Capacitance (Per Package)*
* Used to determine the no–load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the
Motorola High–Speed CMOS Data Book (DL129/D).
Typical @ 25
°
C, VCC = 5.0 V
60
pF