国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W39L010P-90
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 128K X 8 CMOS FLASH MEMORY
中文描述: 128K X 8 FLASH 3.3V PROM, 90 ns, PQCC32
封裝: PLASTIC, LCC-32
文件頁數: 8/27頁
文件大小: 780K
代理商: W39L010P-90
W39L010
- 8 -
Any commands written to the chip during the Embedded Program Algorithm will be ignored. If a
hardware reset occurs during the programming operation, the data at that particular location will be
corrupted.
Programming is allowed in any sequence and across page boundaries. Beware that a data "0" cannot
be programmed back to a "1". Attempting to program 0 back to 1, the toggle bit will stop toggling. Only
erase operations can convert "0"s to "1"s.
Refer to the Programming Command Flow Chart using typical command strings and bus operations.
6.3.4
Chip Erase Command
Chip erase is a six-bus-cycle operation. There are two "unlock" write cycles, followed by writing the
"set-up" command. Two more "unlock" write cycles are asserted, followed by the chip erase
command.
Chip erase does not require the user to program the device prior to erase. Upon executing the
Embedded Erase Algorithm command sequence the device will automatically erase and verify the
entire memory for an all one data pattern. The erase is performed sequentially on each pages at the
same time (see "Feature"). The system is not required to provide any controls or timings during these
operations.
The automatic erase begins on the rising edge of the last #WE pulse in the command sequence and
terminates when the data on DQ7 is "1" at which time the device returns to read the mode.
Refer to the Erase Command Flow Chart using typical command strings and bus operations.
6.3.5
Page Erase Command
page erase is a six bus cycles operation. There are two "unlock" write cycles, followed by writing the
"set-up" command. Two more "unlock" write cycles then follows by the page erase command. The
page address (any address location within the desired page) is latched on the falling edge of #WE,
while the command (50H) is latched on the rising edge of #WE.
Page erase does not require the user to program the device prior to erase. When erasing a page, the
remaining unselected pages are not affected. The system is not required to provide any controls or
timings during these operations.
The automatic page erase begins after the erase command is completed, right from the rising edge of
the #WE pulse for the last page erase command pulse and terminates when the data on DQ7, Data
Polling, is "1" at which time the device returns to the read mode. Data Polling must be performed at an
address within any of the pages being erased.
Refer to the Erase Command flow Chart using typical command strings and bus operations.
相關PDF資料
PDF描述
W39L010P-90B 128K X 8 CMOS FLASH MEMORY
W39L010Q-70 128K X 8 CMOS FLASH MEMORY
W39L010Q-70B 128K X 8 CMOS FLASH MEMORY
W39L010Q-90 128K X 8 CMOS FLASH MEMORY
W39L010Q-90B 128K X 8 CMOS FLASH MEMORY
相關代理商/技術參數
參數描述
W39L010P-90B 制造商:WINBOND 制造商全稱:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY
W39L010Q-70 制造商:WINBOND 制造商全稱:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY
W39L010Q-70B 制造商:WINBOND 制造商全稱:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY
W39L010Q-90 制造商:WINBOND 制造商全稱:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY
W39L010Q-90B 制造商:WINBOND 制造商全稱:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY