- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363893 > W65C02S (Electronic Theatre Controls, Inc.) Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | W65C02S |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 36/40頁(yè) |
| 文件大小： | 1011K |
| 代理商： | W65C02S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
The Western Design Center, Inc.
W65C02S Datasheet
The Western Design Center, Inc. W65C02S Datasheet 36
7
CAVEATS
Table 7-1 Microprocessor Operational Enhancements
Function
NMOS 6502
W65C02S
Indexed addressing across page
boundary
Extra read of invalid address.
Extra read of last instruction byte.
Execution of invalid OpCodes.
Some terminate only by reset.
Results are undefined.
All are NOP's (reserved for future use).
OpCode Bytes Cycles
02,22,42,62,82 2 2
C2, E2
X3,OB-BB,EB,FB 1
44
54,D4,F4
5C
DC,FC
1
3
4
8
4
2
2
3
3
Jump indirect, operand = XXFF.
Page address does not increment.
Page address increments, one additional
cycle.
Read/Modify/Write instruction at
effective address.
One read and two write cycles.
Two read and one write cycle.
Decimal flag.
Indeterminate after reset.
Initialized to binary mode (D=0) after reset
and interrupts.
Flags after decimal operation.
Invalid N, V and Z flags.
Valid flags. One additional cycle.
Interrupt after fetch of BRK
instruction
Interrupt vector is loaded; BRK
vector is ignored.
BRK is executed, and then interrupt is
executed.
Ready.
Input.
Bi-directional, WAI instruction pulls low.
Read/Modify/Write instructions
absolute indexed in same page.
Seven cycles.
Six cycles.
Oscillator.
Requires external active components.
Crystal or RC network will oscillate when
connected between PHI2 and PHI10.
Assertion of Ready (RDY) during
write operations.
Ignored.
Stops processor during PHI2, and WAI
instruction pulls RDY low.
Clock inputs.
PHI2 is the only required clock.
PHI2 is the only required clock.
Unused input-only pins.
Must be tied to VDD.
Must be tied to VDD.
The BRK instruction for both the NMOS 6502 and 65C02 is a 2 byte instruction. The NMOS and CMOS devices
simply skips the second byte (i.e. doesn’t care about the second byte) by incrementing the program counter twice.
It is important to realize that if a return from interrupt is used it will return to the location after the second or
signature byte.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W65C02S6P-14 | Microprocessor |
| W65C02S6PL-14 | Microprocessor |
| W65C02S6Q-14 | Microprocessor |
| W65C02S8P-14 | Microprocessor |
| W65C02S8PL-14 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W65C02S6P-14 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor |
| W65C02S6PL-14 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor |
| W65C02S6Q-14 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor |
| W65C02S6TPG-14 | 功能描述:微處理器 - MPU 8-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C02S6TPLG-14 | 功能描述:微處理器 - MPU 8-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。