- 您現在的位置：買賣IC網 > PDF目錄363893 > W6810 (WINBOND ELECTRONICS CORP) SINGLE-CHANNEL VOICEBAND CODEC PDF資料下載
參數資料
| 型號： | W6810 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | Codec |
| 英文描述： | SINGLE-CHANNEL VOICEBAND CODEC |
| 中文描述： | 單通道聲帶編解碼器 |
| 文件頁數： | 12/36頁 |
| 文件大小： | 405K |
| 代理商： | W6810 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
W6810
- 12 -
7.4.4. Interchip Digital Link (IDL)
The IDL interface mode is selected when the BCLKR pin is connected to V
DD
for two or more frame
sync cycles. It can be used as a 2B+D timing interface in an ISDN application. The IDL interface
consists of 4 pins : IDL SYNC (FST), IDL CLK (BCLKT), IDL TX (PCMT) & IDL RX (PCMR). The FSR
pin selects channel B1 or B2 for transmit and receive. The data for channel B1 is transmitted on the
first positive edge of the IDL CLK after the IDL SYNC pulse. The IDL SYNC pulse is one IDL CLK
cycle long. The data for channel B2 is transmitted on the eleventh positive edge of the IDL CLK after
the IDL SYNC pulse. The data for channel B1 is received on the first negative edge of the IDL CLK
after the IDL SYNC pulse. The data for channel B2 is received on the eleventh negative edge of the
IDL CLK after the IDL SYNC pulse. The transmit signal pin IDL TX becomes high impedance when
not used for data transmission and also in the time slot of the unused channel. For more timing
information, see the timing section.
7.4.5. System Timing
The system can work at 256 kHz, 512 kHz, 1536 kHz, 1544 kHz, 2048 kHz, 2560 kHz & 4096 kHz
master clock rates. The system clock is supplied through the master clock input MCLK and can be
derived from the bit-clock if desired. An internal pre-scaler is used to generate a fixed 256 kHz and 8
kHz sample clock for the internal CODEC. The pre-scaler measures the master clock frequency
versus the Frame Sync frequency and sets the division ratio accordingly. If the Frame Sync is low for
the entire frame sync period while the MCLK and BCLK pin clock signals are still present, the W6810
will enter the low power standby mode. Another way to power down is to set the PUI pin to low. When
the system needs to be powered up again, the PUI pin needs to be set to high and the Frame Sync
pulse needs to be present. It will take two Frame Sync cycles before the pin PCMT will become low
impedance.
相關PDF資料 |
PDF描述 |
|---|---|
| W6810IE | SINGLE-CHANNEL VOICEBAND CODEC |
| W6810IR | SINGLE-CHANNEL VOICEBAND CODEC |
| W6810IS | SINGLE-CHANNEL VOICEBAND CODEC |
| W6810IW | SINGLE-CHANNEL VOICEBAND CODEC |
| W6811 | 2-WIRE FIELD PROGRAMMABLE W/TIN PLATING |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W6810_06 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SINGLE-CHANNEL VOICEBAND CODEC |
| W6810_1 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:Codec Evaluation System User’s Guide |
| W68101W | 制造商:Winbond Electronics Corp 功能描述: |
| W68104J100E | 制造商:Mallory 功能描述:RF410X100V .2 BOX 5% |
| W6810DK | 功能描述:KIT DEV/EVAL FOR W6810 RoHS:否 類別:編程器，開發系統 >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發布緊急采購，3分鐘左右您將得到回復。