- 您現在的位置：買賣IC網 > PDF目錄363901 > W83176G-733 (WINBOND ELECTRONICS CORP) Winbond Dual Bank DDR BUFFER For VIA CHIPSET PDF資料下載
參數資料
| 型號： | W83176G-733 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | Winbond Dual Bank DDR BUFFER For VIA CHIPSET |
| 中文描述： | 83176 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 12 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | LEAD FREE, SSOP-48 |
| 文件頁數： | 3/14頁 |
| 文件大小： | 298K |
| 代理商： | W83176G-733 |
DUAL BANK DDR BUFFER FOR VIA CHIPSET
- II -
W83176R-733/W83176G-733
Table of Content-
1.
GENERAL DESCRIPTION ......................................................................................................... 1
2.
PRODUCT FEATURES.............................................................................................................. 1
3.
PIN CONFIGURATION............................................................................................................... 1
4.
BLOCK DIAGRAM...................................................................................................................... 2
5.
PIN DESCRIPTION..................................................................................................................... 3
5.1
Clock Function Pins..................................................................................................................3
5.2
Control Signal Pins...................................................................................................................3
6.
POWER PINS ............................................................................................................................. 4
7.
I2C CONTROL AND STATUS REGISTERS.............................................................................. 4
7.1
Register 0 ~ Register 5 RESERVED.......................................................................................4
7.2
Register 6: Output Control (1 = Enable, 0 = Disable) (Default: FFh)......................................4
7.3
Register 7: Output Control (1 = Enable, 0 = Disable) (Default: FFh)......................................4
7.4
REGISTER 8 ~ Register 17 RESERVED...............................................................................5
7.5
Skew step reference Table......................................................................................................5
7.6
Register 18: Skew Control (Default: 88h)................................................................................5
7.7
Register 19: Skew Control (Default: 80h)................................................................................5
7.8
Slew rate reference table.........................................................................................................6
7.9
Register 20: Skew & Slew Rate Control (Default: 8Ah)..........................................................6
7.10
Register 21: Slew Rate Control (Default: AAh).......................................................................6
7.11
Register 22: Slew Rate Control (Default: AAh).......................................................................6
7.12
Register 23: Slew Rate Control (Default: AAh).......................................................................7
8.
ACCESS INTERFACE................................................................................................................ 8
8.1
Block Write Protocol.................................................................................................................8
8.2
Block Read Protocol.................................................................................................................8
8.3
Byte Write Protocol...................................................................................................................8
8.4
Byte Read Protocol..................................................................................................................8
9.
SPECIFICATIONS...................................................................................................................... 9
9.1
ABSOLUTE MAXIMUM RATINGS .........................................................................................9
9.2
AC CHARACTERISTICS.........................................................................................................9
9.3
DC CHARACTERISTICS ........................................................................................................9
10.
ORDERING INFORMATION..................................................................................................... 10
11.
HOW TO READ THE TOP MARKING...................................................................................... 10
12.
PACKAGE DRAWING AND DIMENSIONS.............................................................................. 11
相關PDF資料 |
PDF描述 |
|---|---|
| W83176G-735 | DIMM DDR ZERO DELAY BUFFER |
| W83176R-732 | WINBOND 2DIMM DDR ZERO DELAY BUFFER FOR SIS CHIPSET |
| W83178S | 100 MHZ 3-DIMM SDRAM BUFFER |
| W83193R-01 | 83.MHZ 3-DIMM CLOCK |
| W83193R-02 | 83.3 MHZ 3-DIMM CLOCK |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W83176G-735 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:DIMM DDR ZERO DELAY BUFFER |
| W83176R-400 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:Winbond Current Mode Differential Buffer for PCI Express and SATA |
| W83176R-401 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:Winbond Current Mode Differential Buffer for PCI Express and SATA |
| W83176R-705 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SiS 635/640/645/735/740 DDR 3-DIM DRAM Buffer |
| W83176R-716 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SiS 635/640/645/735/740 DDR 2-DIM DRAM Buffer |
發布緊急采購，3分鐘左右您將得到回復。