
W83697HF
Publication Release Date:Feb. 2002
Revision 0.70
- 6 -
1. PIN DESCRIPTION
Note: Please refer to Section 13.2 DC CHARACTERISTICS for details.
I/O8t
- TTL level bi-directional pin with 8 mA source-sink capability
I/O12t
- TTL level bi-directional pin with 12 mA source-sink capability
I/O12tp3
- 3.3V TTL level bi-directional pin with 12 mA source-sink capability
I/OD12t
- TTL level bi-directional pin open drain output with 12 mA sink capability
I/O24t
- TTL level bi-directional pin with 24 mA source-sink capability
OUT12t
- TTL level output pin with 12 mA source-sink capability
OUT12tp3
- 3.3V TTL level output pin with 12 mA source-sink capability
OD12
- Open-drain output pin with 12 mA sink capability
OD24
- Open-drain output pin with 24 mA sink capability
INcs
- CMOS level Schmitt-trigger input pin
INt
- TTL level input pin
INtd
- TTL level input pin with internal pull down resistor
INts
- TTL level Schmitt-trigger input pin
INtsp3
- 3.3V TTL level Schmitt-trigger input pin
1.1 LPC Interface
SYMBOL
PIN
I/O
FUNCTION
CLKIN
17
IN
t
System clock input. According to the input frequency 24MHz or
48MHz, it is selectable through register. Default is 24MHz input.
PME#
98
OD
12
Generated PME event.
PCICLK
19
IN
tsp3
PCI clock input.
LDRQ#
20
O
12tp3
Encoded DMA Request signal.
SERIRQ
21
I/OD
12t
Serial IRQ input/Output.
LAD[3:0]
23-26
I/O
12tp3
These signal lines communicate address, control, and data
information over the LPC bus between a host and a peripheral.
LFRAME#
27
IN
tsp3
Indicates start of a new cycle or termination of a broken cycle.
LRESET#
28
IN
tsp3
Reset signal. It can connect to PCIRST# signal on the host.