- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363903 > W83877TD (WINBOND ELECTRONICS CORP) I/O chip disk drive adapter PDF資料下載
參數(shù)資料
| 型號(hào)： | W83877TD |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類(lèi)： | 外設(shè)及接口 |
| 英文描述： | I/O chip disk drive adapter |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封裝： | LQFP-100 |
| 文件頁(yè)數(shù)： | 156/191頁(yè) |
| 文件大小： | 1200K |
| 代理商： | W83877TD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)當(dāng)前第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)
W83877ATF
Publication Release Date: April 1998
- 152 -
Version 0.51
by the BIOS software and BM_RLD is set by the ACPI software, an SCI interrupt is raised. Writing a
1 to BM_CNTRL sets it to logic 1 and also sets BM_STS to logic 1; Writing a 0 to BM_CNTRL has no
effect. Writing a 1 to BM_STS clears it to logic 0 and also clears BM_CNTRL to logic 0; writing a 0 to
BM_STS has no effect.
8.3.2 Power Management Timer
In the ACPI specification, a power management timer is required. The power management timer is a
24-bit fixed rate free running count-up timer that runs off a 3.579545MHZ clock. The power
management timer has the corresponding status bit (TMR_STS) and enable bit (TMR_EN). The
TMR_STS bit is set any time the last bit of the timer (bit 23) goes from 0 to 1 or from 1 to 0. If the
TMR_EN bit is set, the setting of the TMR_STS bit will generate an SCI interrupt. Three registers are
used to read the timer value; they are located in the PM1 register block. The power management
timer has one enable bit (TMR_ON) to turn if on or off. The TMR_ON is located in GPE register
block. If it is cleared to 0, the power management timer function will not work. There are no timer
reset requirements, except that the timer should function after power-up. See the following figure for
an
illustration.
To SCI Logic
24 bit
counter
Bits (23-0)
TMR_STS
TMR_EN
TMR_ON
3.579545 MHz
24
TMR_VAL
8.4 ACPI Registers (ACPIRs)
The ACPI register model consists of the fixed register blocks that perform the ACPI functuions. A
register block may be a event register block which deals with ACPI events, or a control register block
which deals with control features. The ordering in the event register block is the status register,
followed by the enable register.
Each event register, if implemented, contains two egisters: a status register and an enable register,
both in 16-bit size. The status register indicates what defined function needs the ACPI System Control
Interrupt (SCI). When the hardware event occurs, the defined status bit is set. However, to generate
the SCI, the associated enable bit must be set. If the enable bit is not set, the software can examine
the state of the hardware event by reading the status bit without generating an SCI interrupt.
Any status bit, unless otherwise noted, can only be set by some defined hardware event. It is cleared
by writing a 1 to its bit position; writing a 0 has no effect. Except forsome special status bits, every
status bit has an assiciated enable bit in the same bit position in the enable register. Those status bits
which have no respective enable bit are read for special purposes. Reserved or un-implemented
enable bits always return zero, and writing to these bits should have no effect.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83877TF | Multi-Function I/O Port Controller(用于個(gè)人計(jì)算機(jī)的多功能輸入/輸出口控制器) |
| W83971D | AC97 AUDIO CODEC |
| W83977AF | PLUG & PLAY 1.0A COMPLIANT |
| W83977EF | WINBOND I/O |
| W83977F | PLUG & PLAY 1.0A COMPLIANT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83877TF | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:WINBOND I/O |
| W83877TG | 功能描述:IC I/O CONTROLLER 100-PQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話(huà) 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱(chēng):296-25223-2 |
| W83910F | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:IPMI BMC plus H/W Monitor. UART. 5-sets Master/Slave SMBus. for Server PC Application |
| W83960G (REV. B) | 制造商:Nuvoton Technology Corp 功能描述:IC H/W MONITOR 64LQFP |
| W83971D | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:AC97 AUDIO CODEC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。