
W9832AADA
32MB (4M x 64) PC100 SDRAM MODUL
E
Revision 0.9
11 OF 12
Publication Release Date:98/05/18
CONTENTS OF EEPROM
FUNCTION SUPPORTED
HEX VALUE
Byte
Number
FUNCTION DESCRIBED
-8H
-8N
-10
-8H
-8N
-10
0
Defines # bytes written into serial memory at module
manufacturer
Total # bytes of SPD memory device
Fundamental memory type (FPM, EDO, SDRAM..)
# Row Addresses on this assembly
# Column Addresses on this assembly
# Module Rows on this assembly
Data Width of this assembly..
..Data Width continuation
Voltage interface standard of this assembly
SDRAM Cycle time @CAS latency of 3
SDRAM Access time form clock @CAS latency of 3
DIMM Configuration type (Non-parity, Parity ECC)
Refresh Rate/Type
SDRAM width, Primary DRAM
Error Checking SDRAM data width
Minimum Clock Delay, Back Random Column
Addresses
Burst Lengths supported
#Bank on Each SDRAM device
CAS# Latencies Supported
CS# Latency
Write Latency
128 bytes
80h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
256 bytes (2K- bit)
SDRAM
12
8
1 row
64 bits
-
LVTTL
10ns
6ns
Non parity
15.625 us, support self refresh
X16
None
08h
04h
0Ch
08h
01h
40h
00h
01h
A0h
60h
00h
80h
10h
00h
8ns
6ns
10ns
8ns
80h
60h
A0h
80h
15
TCCD=1 CLK
01h
16
17
18
19
20
1, 2, 4, 8 & full page
4 banks
2 & 3
0 CLK
0 CLK
Non-buffered Non–registered &
redundant addressing
+/-10% voltage tolerance, Burst
Read, Single bit Write, precharge
all, auto precharge
10ns
12ns
6ns
6ns
-
-
-
-
20ns
20ns
20ns
20ns
20ns
20ns
48ns
48ns
1 row of 32MB .
2ns
2ns
1ns
2ns
2ns
1ns
-
Current release Intel spd 1.2
-
8Fh
04h
06h
01h
01h
21
SDRAM Module Attributes
00h
22
SDRAM Device Attributes: General
0Eh
23
24
25
26
27
28
29
30
31
32
33
34
35
SDRAM cycle time @ CAS latency of 2
SDRAM access time form clock @CAS latency of 2
SDRAM cycle time @ CAS latency of 1
SDRAM access time from clock @CAS latency of 1
Precharge to active command period (t
RP
)
Active to Active command period (t
RRD
)
Active to Read/Write command delay time(t
RCD
)
Minimum Active to precharge period (t
RAS
)
Density of each Row on Module
Command and Address signal input setup time
Command and Address signal input hold time
Data signal input setup time
Data signal input hold time
Superset Information(may be used in future)
SPD Revision
Checksum for Bytes 0-62
Manufacturers code
Manufacturing location
Manufacturer’s Part Number
Revision Code
Manufacturing Date
Assembly Serial Number
Manufacturer Specific Data
System frequency for 100 MHz
Intel Specification details
Unused storage locations
15ns
9ns
-
-
30ns
20ns
30ns
60ns
A0h
60h
00h
00h
14h
14h
14h
30h
C0h
60h
00h
00h
14h
14h
14h
30h
08h
20h
10h
20h
10h
00h
12h
22h
F0h
90h
00h
00h
1Eh
14h
1Eh
3Ch
3ns
20h
30h
3ns
20h
30h
36-61
62
63
64-71
72
73-90
91-92
93-94
95-98
99-125
126
127
128+
E2h
E2h
MFG Dep
MFG Dep
MFG Dep
MFG Dep
MFG Dep
MFG Dep
MFG Dep
64h
A5h
FFh
100MHz
66MHz
66h
06h
Detailed 100MHz Information
A7h