- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363909 > W986432DH (WINBOND ELECTRONICS CORP) 512K ⅴ 4 BANKS ⅴ 32 BITS SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | W986432DH |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 512K ⅴ 4 BANKS ⅴ 32 BITS SDRAM |
| 中文描述： | 4銀行為512kⅴⅴ32位內(nèi)存 |
| 文件頁(yè)數(shù)： | 3/11頁(yè) |
| 文件大小： | 79K |
| 代理商： | W986432DH |
W986432DH
Publication Release Date: May 2000
- 3 -
Revision A0
DQM0
DQM3
Input/output mask The output buffer is placed at Hi-Z (with latency of 2) when
DQM is sampled high in read cycle. In write cycle, sampling
DQM high will block the write operation with zero latency.
CLK
Clock Inputs
System clock used to sample inputs on the rising edge of
clock.
CKE
Clock Enable
CKE controls the clock activation and deactivation. When
CKE is low, Power Down mode, Suspend mode, or Self
Refresh mode is entered.
V
CC
Power (+3.3V)
Power for input buffers and logic circuit inside DRAM.
V
SS
Ground
Ground for input buffers and logic circuit inside DRAM.
V
CCQ
Power (+3.3V) for
I/O buffer
Separated power from V
CC
, to improve DQ noise immunity.
V
SSQ
Ground for I/O
buffer
Separated ground from V
SS
, to improve DQ noise immunity.
NC
No Connection
No connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W986432AH | 512K x 4 BANKS x 32 BITS SDRAM |
| W986432AH-55 | x32 SDRAM |
| W986432AH-6 | x32 SDRAM |
| W986432AH-7 | x32 SDRAM |
| W986432AH-8 | x32 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W986432DH-5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC |
| W986432DH-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC |
| W986432DH-6I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC |
| W986432DH-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC |
| W986432DH-7L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。