
L
G
R
Byte Data Link Controller-Digital (BDLC-D)
Advance Information
MC68HC08AS32
—
Rev. 3.0
328
Byte Data Link Controller-Digital (BDLC-D)
MOTOROLA
20.4.1.4 BDLC Wait Mode
This power-conserving mode is entered automatically from run mode
whenever the CPU executes a WAIT instruction and if the WCM bit in
the BCR1 register is cleared previously.
In this mode, the BDLC internal clocks continue to run. The first
passive-to-activetransitionofthebusgeneratesaCPUinterruptrequest
from the BDLC which wakes up the BDLC and the CPU. In addition, if
the BDLC receives a valid EOF symbol while operating in wait mode,
then the BDLC also will generate a CPU interrupt request which wakes
up the BDLC and the CPU. See
20.8.1 Wait Mode
.
20.4.1.5 BDLC Stop Mode
This power-conserving mode is entered automatically from run mode
whenever the CPU executes a STOP instruction or if the CPU executes
a WAIT instruction and the WCM bit in the BCR1 register is set
previously.
In this mode, the BDLC internal clocks are stopped but the physical
interface circuitry is placed in a low-power mode and awaits network
activity. If network activity is sensed, then a CPU interrupt request will be
generated, restarting the BDLC internal clocks. See
20.8.2 Stop Mode
.
20.4.1.6 Digital Loopback Mode
When a bus fault has been detected, the digital loopback mode is used
to determine if the fault condition is caused by failure in the node’s
internal circuits or elsewhere in the network, including the node’s analog
physical interface. In this mode, the transmit digital output pin (BDTxD)
and the receive digital input pin (BDRxD) of the digital interface are
disconnected from the analog physical interface and tied together to
allow the digital portion of the BDLC to transmit and receive its own
messages without driving the J1850 bus.