
W83176R-401, W83176G-401
CURRENT MODE DIFFERENTIAL BUFFER FOR PCI EXPRESS AND SATA
- II -
Table of Content-
1.
2.
3.
4.
5.
GENERAL DESCRIPTION ......................................................................................................... 1
PRODUCT FEATURES.............................................................................................................. 1
PIN CONFIGURATION............................................................................................................... 2
BLOCK DIAGRAM...................................................................................................................... 3
PIN DESCRIPTION..................................................................................................................... 4
5.1
Clock Outputs...........................................................................................................................4
5.2
Power Pins................................................................................................................................5
I
2
C CONTROL AND STATUS REGISTERS............................................................................... 6
6.1
Register 0: Control Register (Default: 07h).............................................................................6
6.2
Register 1: Control Register (Default: FFh).............................................................................6
6.3
Register 2: Control Register (Default: 00h).............................................................................6
6.4
Register 3: Reserved Register (Default: 00h).........................................................................7
6.5
Register 4: Winbond Chip ID – Project Code Register (Default: 11h)....................................7
6.6
Register 5: Test Register (Default: 00h)..................................................................................7
ACCESS INTERFACE................................................................................................................ 8
7.1
Block Write protocol .................................................................................................................8
7.2
Block Read protocol.................................................................................................................8
7.3
Byte Write protocol...................................................................................................................8
7.4
Byte Read protocol...................................................................................................................8
ORDERING INFORMATION....................................................................................................... 9
HOW TO READ THE TOP MARKING........................................................................................ 9
PACKAGE DRAWING AND DIMENSIONS.............................................................................. 10
6.
7.
8.
9.
10.