- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363902 > W83194BR-63S (WINBOND ELECTRONICS CORP) STEP-LESS CLOCK FOR SIS CHIPSET PDF資料下載
參數(shù)資料
| 型號(hào)： | W83194BR-63S |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | XO, clock |
| 英文描述： | STEP-LESS CLOCK FOR SIS CHIPSET |
| 中文描述： | 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | SSOP-48 |
| 文件頁(yè)數(shù)： | 2/16頁(yè) |
| 文件大小： | 237K |
| 代理商： | W83194BR-63S |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
W83194BR-63S
- 2 -
1. GENERAL DESCRIPTION
The W83194BR-63S is a Clock Synthesizer which provides all clocks required for high-speed RISC or
CISC microprocessor such as Intel Pentium II or Pentium III. W83194BR-63S provides 64 CPU/PCI
frequencies which are selectable with smooth transitions by hardware or software. W83194BR-63S
also provides 13 SDRAM clocks.
The W83194BR-63S provides step-less frequency programming by controlling the VCO freq. and the
programmable PCI clock output divisor ratio. A watch dog timer is quipped and when time out, the
RESET# pin will output 4ms pulse signal.
The W83194BR-63S accepts a 14.318 MHz reference crystal as its input. Spread spectrum built in
at 0~-0.5% or ±0.25% to reduce EMI. Programmable stopping individual clock outputs and
frequency selection through I
2
C interface. The device meets the Pentium power-up stabilization,
which requires CPU and PCI clocks be stable within 2 ms after power-up. Using dual function pin for
the slots(ISA, PCI, CPU, DIMM) is not recommend.
2. PRODUCT FEATURES
Supports Pentium
II and Pentium
III CPU with I
2
C.
3 CPU clocks (one free-running CPU clock)
13 SDRAM clocks for 3 DIMMs
6 PCI synchronous clocks
2 AGP clocks
2 REF clocks as 14.318MHz outputs
< 250ps skew among CPU and SDRAM clocks
< 250ps skew among PCI clocks
Skew from CPU(earlier) to PCI clock 1 to 4ns, center 2.6ns.
Smooth frequency switch with selections from 66 MHz to 200 MHz CPU
Stepless frequency programming by controlling the VCO freq. and the clock output divisor ratio
Programmable skew for CPU to SDRAM and CPU to AGP clock outputs
I
2
C 2-Wire serial interface and I
2
C read back
0~-0.25% or ±0.5% spread spectrum function to reduce EMI
Programmable registers to enable/stop each output and select modes
MODE pin for power Management and RESET# out when system hang
One 48 MHz for USB & one 24_48 MHz for super I/O
48-pin SSOP package
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83194R-630 | 166MHZ Clock For SIS Chipset(用于SIS型芯片組的頻率為166MHZ時(shí)鐘) |
| W83194R-67A | 100MHZ 3-DIMM CLOCK FOR VIA MVP4 |
| W83194R-67B | 100MHZ 3-DIMM Clock For Via MVP4(用于主流通路芯片組的頻率為100MHZ的三雙列直插存儲(chǔ)模塊式時(shí)鐘) |
| W83194R | 166MHZ CLOCK FOR SIS CHIPSET |
| W83194R-630A | 166MHZ CLOCK FOR SIS CHIPSET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83194BR-640 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:166MHZ CLOCK FOR SIS CHIPSET |
| W83194BR-645 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:CLOCK GENERATOR FOR SIS 645/650 CHIPSET |
| W83194BR-648 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:CLOCK GENERATOR FOR SIS P4 SERIES CHIPSET |
| W83194BR-703 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:STEPLESS CLOCK FOR SIS 741 CHIPSET |
| W83194BR-730 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:166MHZ CLOCK FOR SIS CHIPSET |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。