- 您現在的位置：買賣IC網 > PDF目錄363902 > W83194BR-63S (WINBOND ELECTRONICS CORP) STEP-LESS CLOCK FOR SIS CHIPSET PDF資料下載
參數資料
| 型號： | W83194BR-63S |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | XO, clock |
| 英文描述： | STEP-LESS CLOCK FOR SIS CHIPSET |
| 中文描述： | 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | SSOP-48 |
| 文件頁數： | 4/16頁 |
| 文件大小： | 237K |
| 代理商： | W83194BR-63S |
W83194BR-63S
- 4 -
4.2 CPU, SDRAM, PCI ,AGP Clock Outputs
SYMBOL
PIN
I/O
FUNCTION
CPUCLK[0:1]
47,46
OUT
Low skew (< 250ps) clock outputs for host
frequencies such as CPU, Chipset and Cache.
Powered by VddLCPU. Stopped if CPU_STOP# is
low.
Low skew (< 250ps) clock outputs for host
frequencies such as CPU, Chipset and Cache.
Powered by VddLCPU. Stopped if CPU_STOP# is
low and Register7 bit7=0.
CPUCS_C2
45
OUT
SDRAM [ 0:7],12
42,41,40,38,3
7,36,34,33
OUT SDRAM clock outputs.
SDRAM 8/PD#
31
OUT
Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, PD# input
Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, SDRAM_STOP# input
Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, PCI_STOP# input
Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, CPU_STOP# input
Low skew (< 250ps) PCI clock outputs.
Latched input for FS1 at initial power up for H/W
selecting the output frequency of CPU, SDRAM and
PCI clocks.
Low skew (< 250ps) PCI clock outputs.
Latched input for FS2 at initial power up for H/W
selecting the output frequency of CPU, SDRAM and
PCI clocks.
Low skew (< 250ps) PCI clock outputs.
Latched Input. SEL24_48&=0, Pin 21 is 24MHz;
SEL24_48&=1, Pin21 is 48MHz
PCI clock during normal operation. (pin17
Mode1*=1)
If pin17 Mode1*=0, RESET# (open drain, 4ms low
active pulse when Watch Dog time out)
Low skew (< 250ps) AGP clock output.
Latched Input. SEL24#_48*=1, Pin 21 is 24MHz;
SEL24_48*=0, Pin21 is 48MHz
AGP clock outputs
Latched Input. Mode1*=1, Pin 13 is PCICLK;
Mode1*=0, Pin2 is RESET#
SDRAM9/
SDRAM_STOP#
SDRAM 10/
PCI_STOP#
SDRAM 11/
CPU_STOP#
30
OUT
28
OUT
27
OUT
PCICLK0^/&FS1
8
I/O
PCICLK1^/&FS2
9
I/O
PCICLK [2:4]^
10,11,12
I/O
PCICLK5/
RESET#
13
I/O
AGPCLK0/
SEL24#_48*
16
I/O
AGPCLK1/
Mode1*
17
OUT
相關PDF資料 |
PDF描述 |
|---|---|
| W83194R-630 | 166MHZ Clock For SIS Chipset(用于SIS型芯片組的頻率為166MHZ時鐘) |
| W83194R-67A | 100MHZ 3-DIMM CLOCK FOR VIA MVP4 |
| W83194R-67B | 100MHZ 3-DIMM Clock For Via MVP4(用于主流通路芯片組的頻率為100MHZ的三雙列直插存儲模塊式時鐘) |
| W83194R | 166MHZ CLOCK FOR SIS CHIPSET |
| W83194R-630A | 166MHZ CLOCK FOR SIS CHIPSET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W83194BR-640 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:166MHZ CLOCK FOR SIS CHIPSET |
| W83194BR-645 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:CLOCK GENERATOR FOR SIS 645/650 CHIPSET |
| W83194BR-648 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:CLOCK GENERATOR FOR SIS P4 SERIES CHIPSET |
| W83194BR-703 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:STEPLESS CLOCK FOR SIS 741 CHIPSET |
| W83194BR-730 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:166MHZ CLOCK FOR SIS CHIPSET |
發布緊急采購，3分鐘左右您將得到回復。