- 您現在的位置：買賣IC網 > PDF目錄363902 > W83194R (WINBOND ELECTRONICS CORP) 166MHZ CLOCK FOR SIS CHIPSET PDF資料下載
參數資料
| 型號： | W83194R |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 166MHZ CLOCK FOR SIS CHIPSET |
| 中文描述： | 166MHz的時鐘SIS芯片組 |
| 文件頁數： | 4/11頁 |
| 文件大小： | 159K |
| 代理商： | W83194R |
W83194R-630A
PRELIMINARY
Publication Release Date: Nov. 1999
- 4 - Revision 0.65
PCI free-running clock during normal operation.
Latched input for FS2 at initial power up for H/W
selecting the output frequency of CPU, SDRAM and
PCI clocks.
PCI clock during normal operation.
Latched input for MODE at initial power up for input
selection of CPU_STOP#, PCI_STOP# and PD#.
When MODE=1, the above pins are SDRAM clock
outputs. When MODE=0, the pins are inputs ACPI
pins.
PCI clock during normal operation.
Low skew (< 250ps) PCI clock outputs.
PCICLK 1/ *FS2
8
I/O
PCICLK 2/ *MODE
9
I/O
PCICLK [ 3:6 ]
11,12,13,14
OUT
5.3 I
2
C Control Interface
SYMBOL
PIN
I/O
FUNCTION
*SDATA
23
I/O
Serial data of I
2
C 2-wire control interface
Serial clock of I
2
C 2-wire control interface
*SDCLK
24
IN
5.4 Fixed Frequency Outputs
SYMBOL
PIN
I/O
FUNCTION
REF0X2 / *FS3
2
I/O
3.3V, 14.318MHz reference clock output .
Internal 250k
pull-up.
Latched input for FS3 at initial power up for H/W
selecting the output frequency of CPU, SDRAM and
PCI clocks.
3.3V , 14.318MHz reference clock output.
SEL2.5_3.3# controls the Vdd of CPU. If logic 0 at
power on, VddLCPU=3.3V. If logic 1, VddLCPU=2.5
24MHz or 48MHz selected by I2C for Super I/O.
Internal 250k
pull-up.
Latched input for FS0 at initial power up for H/W
selecting the output frequency of CPU, SDRAM and
PCI clocks. 48MHz output for USB during normal
operation.
REF1
24_48MHz/
SEL2.5_3.3#
48
25
I/O
I/O
48MHz / *FS0
26
I/O
相關PDF資料 |
PDF描述 |
|---|---|
| W83194R-630A | 166MHZ CLOCK FOR SIS CHIPSET |
| W83195AR-25 | 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET |
| W83195BR-S | STEPLESS 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET |
| W83195AR-WE | 200MHZ 3-DIMM CLOCK FOR WHITNEY CHIPSET |
| W83195BR-25 | 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W83194R-17 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ AGP CLOCK FOR SIS CHIPSET |
| W83194R-17/-17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100MHz SiS 5595. 5598 Clock Gen. |
| W83194R-17A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ AGP CLOCK FOR SIS CHIPSET |
| W83194R-37 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100 MHZ AGP CLOCK FOR VIA CHIPSET |
| W83194R-37/-58/-58A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100MHz/133MHz VIA MVP3. VIA Apollo Pro Clock Gen.. 3-DIMM. with S.S.T. |
發布緊急采購，3分鐘左右您將得到回復。