- 您現在的位置：買賣IC網 > PDF目錄363902 > W83194R (WINBOND ELECTRONICS CORP) 166MHZ CLOCK FOR SIS CHIPSET PDF資料下載
參數資料
| 型號： | W83194R |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 166MHZ CLOCK FOR SIS CHIPSET |
| 中文描述： | 166MHz的時鐘SIS芯片組 |
| 文件頁數： | 6/11頁 |
| 文件大小： | 159K |
| 代理商： | W83194R |
W83194R-630A
PRELIMINARY
Publication Release Date: Nov. 1999
- 6 - Revision 0.65
8. FUNCTION DESCRIPTION
8.1 2-WIRE I
2
C CONTROL INTERFACE
The clock generator is a slave I2C component which can be read
back the data stored in the latches
for verification. All proceeding bytes must be sent to change one of the control bytes. The 2-wire
control interface allows each clock output individually enabled or disabled. On power up, the
W83194R-630A initializes with default register settings, and then it
interface.
ptional to use the 2-wire control
The SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high
during normal data transfer. There are only two exceptions. One is a high-to-low transition on
SDATA while SDCLK is high used to indicate the beginning of a data transfer cycle. The other is a
low-to-high transition on SDATA while SDCLK is high used to indicate the end of a data transfer
cycle. Data is always sent as complete 8-bit bytes followed by an acknowledge generated.
Byte writing starts with a start condition followed by 7-bit slave address [1101 0010], command code
checking [0000 0000], and byte count checking. After successful reception of each byte, an
acknowledge (low) on the SDATA wire will be generated by the clock chip. Controller can start to
write to internal I
2
C registers after the string of data. The sequence order is as follows:
Bytes sequence order for I
2
C controller :
Clock Address
A(6:0) & R/W
Ack
8 bits dummy
Command code
Ack
8 bits dummy
Byte count
Ack
Byte0,1,2...
until Stop
Set R/W to 1 when read back the data sequence is as follows, [1101 0011] :
Clock Address
A(6:0) & R/W
Ack
Byte 0
Ack
Ack
Byte2, 3, 4...
until Stop
Byte 1
8.2 SERIAL CONTROL REGISTERS
The Pin column lists the affected pin number and the @PowerUp column gives the state at true
power up. Registers are set to the values shown only on true power up. "Command Code" byte and
"Byte Count" byte must be sent following the acknowledge of the Address Byte. Although the data
(bits) in these two bytes are considered "don't care", they must be sent and will be acknowledge.
After that, the below described sequence (Register 0, Register 1, Register 2, ....) will be valid and
acknowledged.
相關PDF資料 |
PDF描述 |
|---|---|
| W83194R-630A | 166MHZ CLOCK FOR SIS CHIPSET |
| W83195AR-25 | 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET |
| W83195BR-S | STEPLESS 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET |
| W83195AR-WE | 200MHZ 3-DIMM CLOCK FOR WHITNEY CHIPSET |
| W83195BR-25 | 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W83194R-17 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ AGP CLOCK FOR SIS CHIPSET |
| W83194R-17/-17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100MHz SiS 5595. 5598 Clock Gen. |
| W83194R-17A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ AGP CLOCK FOR SIS CHIPSET |
| W83194R-37 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100 MHZ AGP CLOCK FOR VIA CHIPSET |
| W83194R-37/-58/-58A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100MHz/133MHz VIA MVP3. VIA Apollo Pro Clock Gen.. 3-DIMM. with S.S.T. |
發布緊急采購，3分鐘左右您將得到回復。