- 您現在的位置：買賣IC網 > PDF目錄363903 > W86L488 (WINBOND ELECTRONICS CORP) SD/ SDIO/ MMC MEMORY CARD BRIDGE PDF資料下載
參數資料
| 型號： | W86L488 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | SD/ SDIO/ MMC MEMORY CARD BRIDGE |
| 中文描述： | SD / SDIO記憶/ MMC記憶卡橋 |
| 文件頁數： | 25/45頁 |
| 文件大小： | 1842K |
| 代理商： | W86L488 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
Preliminary W86L488
Publication Release Date: February 5, 2004
- 22 -
Revision 0.82
Data Access Request:
Data access request XDRQN is used to notify the Host that the Host should write data to the transmit
data buffer or read data from the receive data buffer in data write to the card or data read from the
card. The Data access request action also effective when Host interface type 2 is selected.
During data transmit to the card, the XDRQN will active if the data write command has been transfer
to the card and the transmit data buffer have not enough data to transmit to the card. The XDRQN will
not active if the transmit data buffer have enough data to transmit to the card. The last byte of the data
should placed at bit [15:8] if the data length is odd byte and CPU data size is 16-bit.
During data receive from the card, the XDRQN will active if the data read command has been transfer
to the card and the data have been received in the receive data buffer. The XDRQN will not active if
the data read command has been executed completedly and the receive data buffer is read out. The
last byte of the data is located at bit [7:0] if the data length is odd byte and CPU data size is 16-bit.
There are two types of data access request waveform, one is single access mode and the other is
burst access mode. Single access mode is configured if DABST = low, XDRQN will inactive after each
access receive or transmit data buffer, the XDRQN will re-active after four clock later. Figure 7-7
shows the waveform of Host access receive data buffer in single access mode (DABST = low). Burst
access mode is configured if DABST = high, XDRQN will hold at active state until the data has been
transferred completedly. The Host can access receive or transmit data buffer with higher speed
continuously and regardless of the system clock. Figure 7-8 is the waveform of Host access transmit
data buffer in burst mode (DABST = high).
Fig. 7-7 Host Read Receive Data Buffer in Single Access Mode (DABST = low).
A[3:1]
D[15:0]
XRDN
XCSN
XDRQN
System
Clock
010
010
相關PDF資料 |
PDF描述 |
|---|---|
| W86L488AY | SD/ SDIO/ MMC MEMORY CARD BRIDGE |
| W86L488Y | SD/ SDIO/ MMC MEMORY CARD BRIDGE |
| W88111AF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88112F | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113C | ATAPI CD-ROM DECODER & CONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W86L488AY | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SD/ SDIO/ MMC MEMORY CARD BRIDGE |
| W86L488AY-SA5772001CA-REV C | 制造商:Nuvoton Technology Corp 功能描述:IC FLASH MEM CARD BRIDGE |
| W86L488AY-SA5772001DA-REV D | 制造商:Nuvoton Technology Corp 功能描述:IC FLASH MEM CARD BRIDGE |
| W86L488Y | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SD/ SDIO/ MMC MEMORY CARD BRIDGE |
| W86L488Y-SA5772001CA-REV C | 制造商:Nuvoton Technology Corp 功能描述:IC FLASH MEM CARD BRIDGE |
發布緊急采購，3分鐘左右您將得到回復。