- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363904 > W89C926F (WINBOND ELECTRONICS CORP) 10M PCMCIA Ethernet Network Interface Controller PDF資料下載
參數(shù)資料
| 型號： | W89C926F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10M PCMCIA Ethernet Network Interface Controller |
| 中文描述： | 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 40/48頁 |
| 文件大小： | 395K |
| 代理商： | W89C926F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
W89C926 PENTIC+
- 40 -
PCMCIA bus slave access, continued
SYMBOL
T16b
DESCRIPTION
MIN.
20
MAX.
-
UNIT
nS
IORD, IOWR deasserted to HA0-16 deasserted.
T17
HA0-16 deasserted to IOIS16 deasserted.
Note 4
-
30
nS
T18
IORD deasserted to INPACK deasserted.
-
40
nS
T19
MSA0-14 asserted t0 WAITdeasserted.
Note 1
-
265
nS
T20
CE12
asserted to RCS asserted.
-
265
nS
T21
OE, asserted to ROE asserted.
Note 2
-
215
nS
T22
MSD odd byte read data valid to HD0-15 read data
valid.
-
35
nS
T23a
MSD odd byte read data hold after MSRD
deasserted.
5
-
nS
T23b
MSD odd byte read data hold after MSRD
deasserted.
Note.10
3
-
nS
T24
MSA0-14 valid to MSWR asserted.
0
-
nS
T25
second MSWR asserted before WAIT deasserted.
Note 1
-
140
nS
T26a
MSD write data setup before MSWR deasserted.
35
-
nS
T26b
MSD write data setup before MSWR deasserted.
Note.10
10
-
nS
T27a
MSD write data hold after MSWR deasserted.
5
-
nS
T27b
MSD write data hold after MSWR deasserted.
Note.10
3
-
nS
T28
Command deasserted to next command asserted
150
-
nS
Notes: 1. This is the timing for insert wait states. WAIT is asserted if the core cannot service the access immediately; it will hold
asserted until the core is ready, causing the system to insert wait states.
2. This is the timing for shared memory access.
3. This is the timing for I/O access.
4. IOIS16 is asserted for 16-bit I/O transfers.
5. Read data valid is referenced to WAIT when wait states are inserted.
6. If no wait states are inserted, read data valid can be referenced from OE, IORD.
7. REG is asserted for I/O access and it is deasserted for common memory access.
8. INPACK is asserted only for I/O read operation.
9. This is a shared memory access without bus contention.
10. This is the timing for SRAM-15.
相關PDF資料 |
PDF描述 |
|---|---|
| W89C940 | ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE) |
| W89C982 | INTEGRATED MULTIPLE REPEATER II |
| W89C982AF | INTEGRATED MULTIPLE REPEATER II |
| W8NB80 | N - CHANNEL 800V - 1.2ohm - 7.5A - TO-247 PowerMESH MOSFET |
| W90100F | Embedded Micro-Controller(32位嵌入式的微控制器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W89C926PENTIC+ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER |
| W89C92P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10M CMOS Coaxial Transceiver |
| W89C940 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE) |
| W89C940F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10M PCI-Bus Ethernet Network Interface Controller |
| W89C982 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:INTEGRATED MULTIPLE REPEATER II |
發(fā)布緊急采購，3分鐘左右您將得到回復。