- 您現(xiàn)在的位置：買賣IC網 > PDF目錄363908 > W921E840 (WINBOND ELECTRONICS CORP) 4-Bit Microcontroller(4位的微控制器) PDF資料下載
參數(shù)資料
| 型號： | W921E840 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-Bit Microcontroller(4位的微控制器) |
| 中文描述： | 4-BIT, EEPROM, 4 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | DIP-40 |
| 文件頁數(shù)： | 22/64頁 |
| 文件大小： | 603K |
| 代理商： | W921E840 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
W921E840
- 22 -
SRMNR register: (address = 00AH, default data = 0H)
b3
b2
b1
b0
SRLNR register: (address = 009H, default data = 2H)
b3
b2
b1
b0
The default data in SRMNR and SRLNR are 0 and 2, meaning that the default serial interface is used
to transmit/receive 8-bit data serially. As soon as the above two register are programmed and the
instructions such as SOP or SIP are executed, the serial transmitter/receiver multi-nibble function will
be performed. The transmitted/received number will be auto increased by one when each nibble is
transmitted/received until the number is equal to SRLNR, SRMNR registers. Even if the HOLD
instruction is executed, the SOP or SIP function will continue executing until the transmitter/receiver
function has been completed. However, executing the STOP instruction will stop all serial
transmitter/receiver function.
The transceiver data will be latched on the rising or falling edge of the clock; this is determined by the
serial clock inverter control register (SRINV, address = 00CH). Before SOP or SIP instruction is
executed the SRINV register must be set to the exact value. Once the bit3 and bit2 of SRINV register
are both cleared to zero, the serial transceiver function will be reset to initial status immediately.
SRINV register: (address = 00CH, default data = 0H)
b3
b2
b1
b0
0: Serial data latch at SCLK1/SCLK2 rising edge
(normal high)
1: Serial data latch at SCLK1/SCLK2 falling edge
(normal low)
1: SCLK1 and SDATA1 enable
1: SCLK2 and SDATA2 enable
0: SCLK1and SCLK2 pins work as the internal
clock output pin
1: SCLK1and SCLK2 pins work as the external
clock input pin
0: SCLK2 and SDATA2 disable (H-Z)
0: SCLK1 and SDATA1 disable (H-Z)
相關PDF資料 |
PDF描述 |
|---|---|
| W921E880 | 4-Bit Microcontroller(4位的微控制器) |
| W921F840 | 4-Bit Microcontroller(4位的微控制器) |
| W9310 | Direct Sequence Spread Spectrum Transceiver(直接序列擴展頻譜收發(fā)器) |
| W9320 | ADPCM Codec(ADPCM編解碼器) |
| W9321 | ADPCM Codec(ADPCM編解碼器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W921E840A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W921E843A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W921E880 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W921E880A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W925C240 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telephone Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。