- 您現在的位置：買賣IC網 > PDF目錄363910 > W99681CF (WINBOND ELECTRONICS CORP) JPEG USB Dual Mode Camera Chip(運用JPEG壓縮技術、通用串行總線結構技術、雙制式的照相電路數字處理芯片的攝像照相機接口控制器) PDF資料下載
參數資料
| 型號： | W99681CF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | JPEG USB Dual Mode Camera Chip(運用JPEG壓縮技術、通用串行總線結構技術、雙制式的照相電路數字處理芯片的攝像照相機接口控制器) |
| 中文描述： | JPEG格式相機的USB雙模芯片（運用的JPEG壓縮技術，通用串行總線結構技術，雙制式的照相電路數字處理芯片的攝像照相機接口控制器） |
| 文件頁數： | 20/78頁 |
| 文件大小： | 816K |
| 代理商： | W99681CF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
W99681CF
- 20 -
7 FUNCTIONAL DESCRIPTION
7.1 Video Input Interface
Video input data is cropped, down-scaled, and filtered in the video pre-processing (VPRE) block, then
is stored into the DRAM as captured video for the following JPEG compression and transfer.
7.1.1 Camera Control Serial Bus
A dedicated programmable serial bus is supported for camera control. The serial bus includes SCLK,
SDATA, and SDE#/SDS signals. During serial bus read, these signals are controlled by the host via bits
4-0 of the Serial Bus Control register (CR01_4-0).
There are two serial bus write modes which are controlled by bit 5 of the Serial Bus Control register
(CR01_5).: normal serial bus write mode (CR01_5 = 0) and fast serial bus write mode (CR01_5 = 1).
Normal serial bus write mode (CR01_5 = 0): SDATA and SCLK signals are output from CR01_1-0
directly.
Fast serial bus write mode (CR01_5 = 1): SDATA and SCLK signals are output from CR06-CR09 in
about 400 Khz bit frequency.
7.1.2 Input Video Data Format
The W99681CF accepts video data in YUV 4:2:2 format through a 16-bit (Y[7:0] and UV[7:0]) or 8-bit
(Y[7:0]) data bus. Many YUV ordering formats are supported which are selected by bits 9-8 of the Video
Capture Control register (CR26) as shown in Figure 7.1. Video data can be latched by the W99681CF
by using either rising-edge or falling-edge of the VICLK clock signal. In the 8-bit modes the VICLK
frequency is twice the pixel rate, only Y[7:0] pins are used for video data input and UV[7:0] pins are not
used.
相關PDF資料 |
PDF描述 |
|---|---|
| W9971CF | Integrated Video Graphics Accelerator(集成的視頻圖形加速器) |
| W9980 | Digital Voice Recorder(數字式錄音器) |
| WA08-2433A | 820-980 MHz LOW NOISE BALANCE AMPLIFIER WA08-2433A |
| WA0805ML180A | Multilayer Ceramic Transient Voltage Suppressors for Automotive Applications |
| WA1206ML180A | Multilayer Ceramic Transient Voltage Suppressors for Automotive Applications |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W99685 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W99685BS | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SYSTEM CAMERA DEVICE |
| W99685FS | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SYSTEM CAMERA DEVICE |
| W9968CF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Camera |
| W9986D | 制造商:WINBOND 制造商全稱:Winbond 功能描述:MPEG Audio Layer III Decoder |
發布緊急采購，3分鐘左右您將得到回復。