- 您現在的位置：買賣IC網 > PDF目錄373917 > AD7810 (Analog Devices, Inc.) 2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP PDF資料下載
參數資料
| 型號： | AD7810 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP |
| 中文描述： | 2.7 V至5.5 V，2我們，10位ADC的8引腳microSOIC /文憑 |
| 文件頁數： | 6/11頁 |
| 文件大小： | 142K |
| 代理商： | AD7810 |
AD7810
–6–
REV. A
CIRCUIT DESCRIPTION
Converter Operation
The AD7810 is a successive approximation analog-to-digital
converter based around a charge redistribution DAC. The ADC
can convert analog input signals in the range 0 V to V
DD
. Fig-
ures 4 and 5 below show simplified schematics of the ADC.
Figure 4 shows the ADC during its acquisition phase. SW2 is
closed and SW1 is in Position A; the comparator is held in a
balanced condition; and the sampling capacitor acquires the
signal on V
IN+
.
V
DD
/3
V
IN
+
CHARGE
REDISTRIBUTION
DAC
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
SAMPLING
CAPACITOR
ACQUISITION
PHASE
SW2
A
SW1
B
V
IN
–
Figure 4. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 5), SW2 will
open and SW1 will move to Position B, causing the comparator
to become unbalanced. The control logic and the charge redis-
tribution DAC are used to add and subtract fixed amounts of
charge from the sampling capacitor to bring the comparator
back into a balanced condition. When the comparator is rebal-
anced, the conversion is complete. The control logic generates
the ADC output code. Figure 11 shows the ADC transfer function.
V
DD
/3
V
IN
+
CHARGE
REDISTRIBUTION
DAC
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
SAMPLING
CAPACITOR
CONVERSION
PHASE
SW2
A
SW1
B
V
IN
–
Figure 5. ADC Conversion Phase
TYPICAL CONNECTION DIAGRAM
Figure 6 shows a typical connection diagram for the AD7810. The
serial interface is implemented using two wires; the rising edge
of
CONVST
enables the serial interface—see Serial Interface
section for more details. V
REF
is connected to a well decoupled
V
DD
pin to provide an analog input range of 0 V to V
DD
. When
V
DD
is first connected, the AD7810 powers up in a low current
mode, i.e., power-down. A rising edge on the
CONVST
input
will cause the part to power up—see Operating Modes. If power
consumption is of concern, the automatic power-down at the
end of a conversion should be used to improve power perfor-
mance. See Power vs. Throughput Rate section of the data sheet.
D
OUT
SCLK
V
REF
AGND
V
DD
V
IN
+
V
IN
–
CONVST
SUPPLY
+2.7V TO +5.5V
0V TO V
INPUT
AD7810
0.1
m
F
10
m
F
TWO WIRE
SERIAL
INTERFACE
m
C/
m
P
Figure 6. Typical Connection Diagram
Analog Input
Figure 7 shows an equivalent circuit of the analog input struc-
ture of the AD7810. The two diodes, D1 and D2, provide ESD
protection for the analog inputs. Care must be taken to ensure
that the analog input signal never exceeds the supply rails by
more than 200 mV. This will cause these diodes to become
forward biased and start conducting current into the substrate.
The maximum current these diodes can conduct without caus-
ing irreversible damage to the part is 20 mA. The capacitor C2
is typically about 4 pF and can be primarily attributed to pin
capacitance. The resistor R1 is a lumped component made up of
the on resistance of a multiplexer and a switch. This resistor is
typically about 125
. The capacitor C1 is the ADC sampling
capacitor and has a capacitance of 3.5 pF.
V
DD
V
IN
+
C1
3.5pF
R1
125
V
V
DD
/3
D2
D1
C2
4pF
CONVERT PHASE – SWITCH OPEN
ACQUISITION PHASE – SWITCH CLOSED
Figure 7. Equivalent Analog Input Circuit
The analog input of the AD7810 is made up of a pseudo differ-
ential pair. V
IN+
pseudo differential with respect to V
IN–
. The
signal is applied to V
IN+
, but in the pseudo differential scheme
the sampling capacitor is connected to V
IN–
during conversion
(see Figure 8). This input scheme can be used to remove offsets
that exist in a system. For example, if a system had an offset of
0.5 V, the offset could be applied to V
IN–
and the signal applied
to V
IN+
. This has the effect of offsetting the input span by 0.5 V.
It is only possible to offset the input span when the reference
voltage (V
REF
) is less than V
DD
– V
OFFSET
.
V
DD
/3
V
IN
+
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
SAMPLING
CAPACITOR
CONVERSION
PHASE
SW2
V
IN
–
CHARGE
REDISTRIBUTION
DAC
V
OFFSET
V
IN
(+)
V
OFFSET
Figure 8. Pseudo Differential Input Scheme
相關PDF資料 |
PDF描述 |
|---|---|
| AD7810YN | 2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP |
| AD7810YR | ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75% |
| AD7813YRU | +2.7 V to +5.5 V, 400 kSPS 8-/10-Bit Sampling ADC |
| AD7813YN | +2.7 V to +5.5 V, 400 kSPS 8-/10-Bit Sampling ADC |
| AD7813YR | +2.7 V to +5.5 V, 400 kSPS 8-/10-Bit Sampling ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7810YN | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:10-BIT SERIAL SINGLE ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 10-BIT ADC |
| AD7810YNZ | 功能描述:IC ADC 10BIT SRL HS LP 8DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7810YR | 功能描述:IC ADC 10BIT 2.7V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7810YRM | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:10-BIT SERIAL SINGLE ADC I.C. - Bulk |
| AD7810YRM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin MSOP T/R |
發布緊急采購，3分鐘左右您將得到回復。