- 您現在的位置：買賣IC網 > PDF目錄373943 > AD8325-EVAL (Analog Devices, Inc.) 5 V CATV Line Driver Fine Step Output Power Control PDF資料下載
參數資料
| 型號： | AD8325-EVAL |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 5 V CATV Line Driver Fine Step Output Power Control |
| 中文描述： | 5伏精細有線電視線路驅動器輸出功率控制步 |
| 文件頁數： | 8/16頁 |
| 文件大小： | 304K |
| 代理商： | AD8325-EVAL |
REV. 0
AD8325
–8–
Output Bias, Impedance, and Termination
The differential output pins V
OUT+
and V
OUT
–
are also biased to a
dc level of approximately V
CC
/2. Therefore, the outputs should be
ac-coupled before being applied to the load. This is accomplished
with a 1:1 transformer as seen in the typical applications circuit
of Figure 6. The transformer also converts the output signal
from differential to single-ended, while maintaining a proper
impedance match to the line. The differential output impedance
of the AD8325 is internally maintained at 75
, regardless of
whether the amplifier is in transmit enable mode (TXEN = 1)
or transmit disable mode (TXEN = 0). If the output signal is
being evaluated on standard 50
test equipment, a 75
to 50
pad must be used to provide the test circuit with the correct
impedance match.
Power Supply Decoupling, Grounding, and Layout
Considerations
Careful attention to printed circuit board layout details will
prevent problems due to associated board parasitics. Proper RF
design techniques are mandatory. The 5 V supply power should be
delivered to each of the V
CC
pins via a low impedance power bus
to ensure that each pin is at the same potential. The power bus
should be decoupled to ground with a 10
μ
F tantalum capacitor
located in close proximity to the AD8325. In addition to the
10
μ
F capacitor, each V
CC
pin should be individually decoupled to
ground with a 0.1
μ
F ceramic chip capacitor located as close to
the pin as possible. The pin labeled BYP (Pin 21) should also be
decoupled with a 0.1
μ
F capacitor. The PCB should have a low-
impedance ground plane covering all unused portions of the
component side of the board, except in the area of the input and
output traces (see Figure 10). It is important that all of the
AD8325
’
s ground pins are connected to the ground plane to
ensure proper grounding of all internal nodes. The differential
input and output traces should be kept as short and symmetrical
as possible. In addition, the input and output traces should be
kept far apart in order to minimize coupling (crosstalk) through
the board. Following these guidelines will improve the overall
performance of the AD8325 in all applications.
Initial Power-Up
When the 5 V supply is first applied to the V
CC
pins of the
AD8325, the gain setting of the amplifier is indeterminate.
Therefore, as power is first applied to the amplifier, the TXEN
pin should be held low (Logic 0) thus preventing forward signal
transmission. After power has been applied to the amplifier, the
gain can be set to the desired level by following the procedure in
the SPI Programming and Gain Adjustment section. The TXEN
pin can then be brought from Logic 0 to 1, enabling forward
signal transmission at the desired gain level.
Between Burst Operation
The asynchronous TXEN pin is used to place the AD8325 into
“
Between Burst
”
mode while maintaining a differential output
impedance of 75
. Applying a Logic 0 to the TXEN pin acti-
vates the on-chip reverse amplifier, providing a 74% reduction
in consumed power. The supply current is reduced from approxi-
mately 133 mA to approximately 35 mA. In this mode of
operation, between burst noise is minimized and the amplifier
can no longer transmit in the upstream direction. In addition to
the TXEN pin, the AD8325 also incorporates an asynchronous
SLEEP
pin, which may be used to place the amplifier in a high
output impedance state and further reduce the supply current to
approximately 4 mA. Applying a Logic 0 to the
SLEEP
pin
places the amplifier into
SLEEP
mode. Transitioning into or
out of
SLEEP
mode will result in a transient voltage at the output
of the amplifier. Therefore, use only the TXEN pin for DOCSIS
compliant
“
Between Burst
”
operation.
DATEN
SDATA
CLK
GND1
V
CC
TXEN
SLEEP
GND2
V
CC1
V
CC2
GND3
GND4
GND5
OUT
–
GND11
V
CC6
V
IN
–
V
IN+
GND10
V
CC5
GND9
BYP
V
CC4
V
CC3
GND8
GND7
GND6
OUT+
AD8325 TSSOP
5V
TXEN
SLEEP
DATEN
SDATA
CLK
10 F
25V
0.1 F
0.1 F
0.1 F
TOKO 617DB-A0070
TO DIPLEXER Z
IN
= 75
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
165
V
IN
–
V
IN+
Z
IN
= 150
Figure 6. Typical Applications Circuit
相關PDF資料 |
PDF描述 |
|---|---|
| AD8325 | Fast Switching Digitally Controlled Variable Gain Amplifier(快速轉換數字控制的可變增益放大器) |
| AD8326ARE-EVAL | ER 4C 4#0 PIN RECP |
| AD8326ARE-REEL | High Output Power Programmable CATV Line Driver |
| AD8326ARP-EVAL | High Output Power Programmable CATV Line Driver |
| AD8326ARP-REEL | High Output Power Programmable CATV Line Driver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD8326 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Output Power Programmable CATV Line Driver |
| AD8326ARE | 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 制造商:Rochester Electronics LLC 功能描述:TSSOP HIGH OUTPUT POWER CATV LINE DRIVER - Bulk |
| AD8326ARE-EVAL | 制造商:Analog Devices 功能描述:Evaluation Board For AD8326 High Output Power Programmable CATV Line Driver |
| AD8326ARE-REEL | 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single ±5.25V/12.6V 28-Pin TSSOP EP T/R 制造商:Rochester Electronics LLC 功能描述:TSSOP HIGH OUTPUT POWER CATV LINE DRIVER - Tape and Reel |
| AD8326AREZ | 功能描述:IC LINE DVR CATV PROG 28TSSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
發布緊急采購，3分鐘左右您將得到回復。