- 您現(xiàn)在的位置：買賣IC網 > PDF目錄300048 > TZ310N TRANSIL PDF資料下載
參數(shù)資料
| 型號： | TZ310N |
| 英文描述： | TRANSIL |
| 中文描述： | SCR /二極管模塊 |
| 文件頁數(shù)： | 3/11頁 |
| 文件大小： | 389K |
| 代理商： | TZ310N |
11
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pend-
ing interrupts, as shown in the following example.
Note:
4.7.1
Interrupt Response Time
The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. After four clock
cycles the Program Vector address for the actual interrupt handling routine is executed. During this four clock cycle
period, the Program Counter is pushed onto the Stack. The vector is normally a jump to the interrupt routine, and
this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction
is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt exe-
cution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the
selected sleep mode.
A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the Program
Counter (two bytes) is popped back from the Stack, the Stack Pointer is incremented by two, and the I-bit in SREG
is set.
4.8
Register Description
4.8.1
CCP – Configuration Change Protection Register
Bits 7:0 – CCP[7:0] – Configuration Change Protection
In order to change the contents of a protected I/O register the CCP register must first be written with the correct
signature. After CCP is written the protected I/O registers may be written to during the next four CPU instruction
cycles. All interrupts are ignored during these cycles. After these cycles interrupts are automatically handled again
by the CPU, and any pending interrupts will be executed according to their priority.
When the protected I/O register signature is written, CCP[0] will read as one as long as the protected feature is
enabled, while CCP[7:1] will always read as zero.
Table 4-1 shows the signatures that are in recognised.
Assembly Code Example
sei
; set Global Interrupt Enable
sleep
; enter sleep, waiting for interrupt
; note: will enter sleep before any pending interrupt(s)
Bit
7
6
5432
10
CCP[7:0]
CCP
Read/Write
W
WWWW
WW
R/W
Initial Value
0
0000
00
Table 4-1.
Signatures Recognised by the Configuration Change Protection Register
Signature
Group
Description
0xD8
IOREG: CLKMSR, CLKPSR, WDTCSR
Protected I/O register
相關PDF資料 |
PDF描述 |
|---|---|
| TZ335F | TRANSIL |
| TZ530N36KOF | 1500 A, 3600 V, SCR |
| TZ630N28KOF | 1500 A, 2800 V, SCR |
| TZ740N22KOF | 1500 A, 2200 V, SCR |
| TZB6559D51 | INTERCONNECTION DEVICE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TZ310N20KOF | 功能描述:分立半導體模塊 2000V 700A SINGLE RoHS:否 制造商:Infineon Technologies 產品:Thyristor Power Modules 類型:Phase Controls 安裝風格:Screw 封裝 / 箱體:DT61 封裝: |
| TZ310N22KOF | 功能描述:分立半導體模塊 2200V 700A SINGLE RoHS:否 制造商:Infineon Technologies 產品:Thyristor Power Modules 類型:Phase Controls 安裝風格:Screw 封裝 / 箱體:DT61 封裝: |
| TZ310N24KOF | 功能描述:分立半導體模塊 2400V 700A SINGLE RoHS:否 制造商:Infineon Technologies 產品:Thyristor Power Modules 類型:Phase Controls 安裝風格:Screw 封裝 / 箱體:DT61 封裝: |
| TZ310N25KOF | 制造商:n/a 功能描述:Power Module |
| TZ310N26KOF | 功能描述:分立半導體模塊 2600V 700A SINGLE RoHS:否 制造商:Infineon Technologies 產品:Thyristor Power Modules 類型:Phase Controls 安裝風格:Screw 封裝 / 箱體:DT61 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復。