国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W83194R-67A
廠商: WINBOND ELECTRONICS CORP
元件分類: XO, clock
英文描述: 100MHZ 3-DIMM CLOCK FOR VIA MVP4
中文描述: 124 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: SSOP-48
文件頁數: 8/18頁
文件大小: 237K
代理商: W83194R-67A
W83194R-67A
PRELIMINARY
Publication Release Date: Feb. 1999
Revision 0.30
- 8 -
Frequency table by I2C
SSEL3
SSEL2
SSEL1
SSEL0
CPU,SDRA
M(MHz)
PCI(MHz)
REF,IOAPIC (MHz)
1
1
1
1
60
30(CPU/2)
14.318
1
1
1
0
66.8
33.4(CPU/2)
14.318
1
1
0
1
70
35(CPU/2)
14.318
1
1
0
0
90
30(CPU/3)
14.318
1
0
1
1
80
26.67(CPU/3)
14.318
1
0
1
0
83.3
27.77(CPU/3)
14.318
1
0
0
1
95.25
31.75(CPU/3)
14.318
1
0
0
0
100.2
33.3(CPU/3)
14.318
0
1
1
1
75
37.5(CPU/2)
14.318
0
1
1
0
80
40(CPU/2)
14.318
0
1
0
1
83.3
41.65(CPU/2)
14.318
0
1
0
0
105
35(CPU/3)
14.318
0
0
1
1
110
36.67(CPU/3)
14.318
0
0
1
0
115
38.33(CPU/3)
14.318
0
0
0
1
120
40(CPU/3)
14.318
0
0
0
0
124
41.33(CPU/3)
14.318
8.3.2 Register 1 : CPU Clock Register (1 = Active, 0 = Inactive)
Bit
@PowerUp
Pin
Description
7
x
-
Latched FS2#
6
1
-
Reserved
5
1
-
Reserved
4
1
-
Reserved
3
1
42
CPUCLK2 (Active / Inactive)
2
1
43
CPUCLK1 (Active / Inactive)
1
1
45
CPUCLK0 (Active / Inactive)
0
1
46
CPUCLK_F (Active / Inactive)
相關PDF資料
PDF描述
W83194R-67B 100MHZ 3-DIMM Clock For Via MVP4(用于主流通路芯片組的頻率為100MHZ的三雙列直插存儲模塊式時鐘)
W83194R 166MHZ CLOCK FOR SIS CHIPSET
W83194R-630A 166MHZ CLOCK FOR SIS CHIPSET
W83195AR-25 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET
W83195BR-S STEPLESS 200MHZ 3-DIMM CLOCK FOR SOLANO CHIPSET
相關代理商/技術參數
參數描述
W83194R-67A/-67B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:133MHz(Adding 97MHz) VIA MVP4 Clock Gen.. 3-DIMM. with S.S.T.
W83194R-67B 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 3-DIMM CLOCK FOR VIA MVP4
W83194R-81 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ CLOCK FOR SIS CHIPSET
W83194R-KX 制造商:WINBOND 制造商全稱:Winbond 功能描述:133MHZ 3-DIMM K7 CLOCK
W83194R-WE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|CMOS|SSOP|48PIN|PLASTIC