国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W83C553F
廠商: WINBOND ELECTRONICS CORP
元件分類: 總線控制器
英文描述: SYSTEM I/O CONTROLLER WITH PCI ARBITER
中文描述: ISA BUS CONTROLLER, PQFP208
封裝: 28 X 28 MM, PLASTIC, QFP-208
文件頁數: 135/159頁
文件大小: 3984K
代理商: W83C553F
W83C553F
4.4.2
Electrical Specifications
WINBOND SYSTEMS LABORATORY
132
Primary/Secondary Status Registers
Primary/Secondary Status #1 Registers (default = 00h)
Function
:
These register descriptions are the same and are used to control the two IDE ports under the protocol,
which requires a multi-word DMA-capable disk drive in order for the W83C553F to function as a PCI
master.
Type
: Read/Write
Bit Description
:
Bit 7:
MT. The multithread bit is hardwired to a 0b to indicate that both channels operate
independently and can be used at the same time.
Bit 6:
SDC. Slave drive DMA capable is a status bit that is set by a driver/program to indicate that the
slave drive on the indicated port is DMA capable and that the W83C553F. is initialized for
optimal performance. This bit is a 0b after a reset.
Bit 5:
MDC. Master drive DMA capable is a status bit that is set by a driver/application to indicate that
the master drive on the indicated port is DMA capable and that the W83C553F. is initialized for
optimal performance. This bit is a 0b after a reset.
Bit [4:3]:
These bits are hardwired to a 0b.
Bit 2:
IRQ. This bit is set by the rising edge of the associated ports IDE_IRQ signal. This bit is
cleared by writing a 1b to it. On data transfers from an IDE device to system memory, this bit
will be delayed until all data has been transferred to memory. This bit is a 0b after a reset. A
noise filter has been added to the IDE_IRQ inputs.
Bit 1:
ERR. This bit is set when the controller encounters an error when transferring data to/from
system memory. The specific error conditions are errors that would cause bit 8, 12, or 13 of the
Device Status register to become set. This bit is reset by writing a 1b to it. This bit is a 0b after
a reset.
Bit 0:
ACT. This bit is set when the start bit of the command register is written with a 1b. It is cleared
when the start bit is written with a 0b (abort condition) or when the last transfer for a region is
performed where EOT is set in that region descriptor (normal termination).
相關PDF資料
PDF描述
W83L177R 100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK
W83L518D Integrated Media Reader
W83L784AR WINBOND H/W MONITORING IC
W83L784 Monitoring IC
W83L784R Monitoring IC
相關代理商/技術參數
參數描述
W83C553FG 制造商:Winbond Electronics Corp 功能描述:
W83C553F-G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:W83C553F-G Highly Integrated System I/O Controller for Power PCTM (South Bridge) QFP 208
W83C553FY-G 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 208-Pin PQFP 制造商:Winbond Electronics 功能描述:I/O CONTROLLER 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller 208-Pin PQFP
W83C554F 制造商:WINBOND 制造商全稱:Winbond 功能描述:SYSTEM I/O CONTROLLER WITH PCI ARBITER & UltraDMA/33 IDE Controller
W83C554FY 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller