- 您現在的位置：買賣IC網 > PDF目錄363908 > W921C880 (WINBOND ELECTRONICS CORP) 4-Bit Microcontroller(4位微控制器) PDF資料下載
參數資料
| 型號： | W921C880 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-Bit Microcontroller(4位微控制器) |
| 中文描述： | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁數： | 20/57頁 |
| 文件大小： | 372K |
| 代理商： | W921C880 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
W921E880A/W921C880
- 20 -
automatically increased by one when each nibble is transmitted/received until the number is equal to
the value in the SRLNR, SRMNR registers. Even if the HOLD instruction is executed, the SOP or SIP
function will continue to execute until completion of the transmitter/receiver function. However,
execution of the STOP instruction will stop all serial transmitter/receiver functions.
Whether transceiver data will be latched on the rising or falling edge of the clock is determined by the
serial clock inverter control register (SRINV, address = 00CH). Before the SOP or SIP instructions
are executed the SRINV register must be set to the exact value. Once both the SRINV.3 and
SRINV.2 are clear, the serial transceiver function will be forced to reset to initial status immediately.
SRINV register: (address = 00CH, default data = 0H)
b3
b2
b1
b0
0: Serial data latch at WCLK/RCLK rising edge
(normal high)
1: Serial data latch at WCLK/RCLK falling edge
(normal low)
1: WCLK and WDATA enable
1: RCLK and RDATA enable
0: WCLK and RCLK pins work as the internal
clock output pin
1: WCLK and RCLK pins work as the external
clock input pin
0: RCLK and RDATA disable (H-Z)
0: WCLK and WDATA disable (H-Z)
The serial interface configuration is shown below:
P6IO.2
P6IO.1
P6IO.0
SRINV.2
SRINV.3
SDATA
SCLK
Serial Buffer
Registers
050H
14EH
WDATA
WCLK
RDATA
RCLK
P6.0
P6.1
P6.2
P6.3
To Port P6 Normal I/O Register
P6IO.3
To Port P6
System
Clock
1/4
Serial Clock Speed
Control Circuit
f
SYS
Serial/Parallel
I/O Buffer
Clock Source
and Latch
Control Circuit
VDD
Port P6 Pull-High Resisters
P6PH
High Speed
Clock
相關PDF資料 |
PDF描述 |
|---|---|
| W921E880A | 4-Bit Microcontroller(4位微控制器) |
| W921E840 | 4-Bit Microcontroller(4位的微控制器) |
| W921E880 | 4-Bit Microcontroller(4位的微控制器) |
| W921F840 | 4-Bit Microcontroller(4位的微控制器) |
| W9310 | Direct Sequence Spread Spectrum Transceiver(直接序列擴展頻譜收發器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W921E400 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W921E400A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W921E840 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W921E840A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W921E843A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。