国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: TLC320AD80CPM
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝: PLASTIC, TQFP-64
文件頁數: 14/37頁
文件大小: 229K
代理商: TLC320AD80CPM
2–10
The CS input must make a low to high transition in order to specify a new control register address. When
the CS input is set to 1, the serial command data output (CDOUT) is placed in a high-impedance state. When
the CS input is cleared to 0, the CDOUT output is held low during nonvalid data intervals.
The serial control port is activated when the CS signal (active low) goes low. The CS line must be low prior
to data transactions and must remain low for the duration of the transaction. The serial command data input
(CDIN) is sampled on the rising edge of SCLK. The CDIN data is MSB first and unsigned. While the CS input
is low, the SCLK input must idle high when there is no valid data to be transferred. The first byte of CDIN
data after CS activation is set up as a serial control command. The serial control command includes a 4-bit
control register address [D(3–0)] and a control port direction bit (D7). The second byte of data is set up as
control register data. The CS input must make a low-to-high transition in order to specify a new control
register address. When the CS input goes high, the serial command data output (CDOUT) is placed in a
high-impedance state. When the CS input goes low, the CDOUT output is held low during nonvalid data
intervals.
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
MSB
LSB
Serial Control Command
MSB
LSB
Serial Data
SCLK
CS
CDIN
CDOUT
Figure 2–5. Serial Interface Timing
2.5.2
Serial Control Command Format
The serial control command format is shown below.
D7
D6
D5
D4
D3
D2
D1
D0
WR
Unused
ADDR(3–0)
The serial control command fields are defined as:
WR – Serial interface direction
When this bit is 1:
The serial interface is in write mode.
Serial data is sent control register specified in the serial control command
When this bit is 0:
The serial interface is in read mode.
The control register data is output to CDOUT according to the control register address.
ADDR(3–0) – Control register address specifies the TLC320AD80 register being accessed.
相關PDF資料
PDF描述
TLC320AD81CDBTR 2 CHANNEL(S), EQUALIZER CIRCUIT, PDSO38
TLC320AD81CDBT 2 CHANNEL(S), EQUALIZER CIRCUIT, PDSO38
TLC320AD81EVM 2 CHANNEL(S), EQUALIZER CIRCUIT, PDSO38
TLC320AD90CPMR SPECIALTY CONSUMER CIRCUIT, PQFP64
TLC320AD90CPM SPECIALTY CONSUMER CIRCUIT, PQFP64
相關代理商/技術參數
參數描述
TLC320AD81C 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Digital Equalizer DC
TLC320AD81CDBT 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
TLC320AD90 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec
TLC320AD91 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec
TLC320AD91CPT 制造商:Rochester Electronics LLC 功能描述:- Bulk