- 您現在的位置：買賣IC網 > PDF目錄363901 > W81E381 (WINBOND ELECTRONICS CORP) FULL SPEED USB INTEGRATED MICROCONTROLLER PDF資料下載
參數資料
| 型號： | W81E381 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | FULL SPEED USB INTEGRATED MICROCONTROLLER |
| 中文描述： | 全速USB集成微控制器 |
| 文件頁數： | 33/63頁 |
| 文件大?。?/td> | 695K |
| 代理商： | W81E381 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
W81E381D/W81E381AD
Publication Release Date: January 2002
- 33 - Revision 0.52
continued
Bit
Number
4
Bit
Mnemonic
EDOVW
Function
End Overwrite Flag:
This flag is set by hardware during the handshake phase of a SETUP
stage. It is set after every SETUP packet is received and must be
cleared prior to reading the contents of the FIFO. When set, the FIFO
state (RXFIF0 and read pointer) remains locked for this endpoint until
this bit is cleared. This prevents a prior, ongoing firmware read from
corrupting the read pointer after the new data has been written into the
receive FIFO. This bit is only used for control endpoints.
Note: that make sure the EDOVW bit is cleared prior to reading the
contents of the FIFO.
Receive Data Sequence Overwrite Bit:
Write ‘1’ to this bit to allow the value of the RXSEQ bit to be overwritten.
Writing a ‘0’ to this bit has no effect on RXSEQ. This bit always returns
‘0’ when read. The SIE will handle all sequence bit tracking. This bit
should be used only when initializing a new configuration or interface.
Receive Void Condition (read-only):
This bit is set when no valid data is received in response to a SETUP or
OUT token due to one of the following conditions: 1. The receive FIFO is
still locked; 2. The EPCON register's RXSTL bit is set. This bit does not
affect the F/HRXDx, RXERR or RXACK. This bit is set and cleared by
hardware. For non-isochronous transactions, this bit is updated by
hardware at the end of the transaction in response to valid OUT token.
For isochronous transactions, it is not updated until the next SOF.
Receive Error Condition (read-only):
Set when an error condition has occurred with the reception. Complete
or partial data has been written into the receive FIFO. No handshake is
returned. The error can be one of the following conditions: 1. Data failed
CRC check or bit stuffing error; 2. A receive FIFO goes into overrun of
under-run condition while receiving. The bit is updated by hardware at
the end of a valid SETUP or OUT token transaction (non-isochronous) or
at the next SOF on each valid OUT token transaction (isochronous). The
corresponding F/HRXDx bit of F/HIFLG is set when active. This bit
updated with RXACK bit at the end of data reception and is mutually
exclusive with RXACK.
Receive Acknowledged Condition (read-only):
This bit is set when data is received completely into a receive FIFO and
an ACK handshake is sent. The bit is updated by hardware at the end of
a valid SETUP or OUT token transaction (non-isochronous) or at the
next SOF on each valid OUT token transaction (isochronous). The
corresponding F/HRXDx bit of F/HIFLG is set when active. This bit
updated with RXERR bit at the end of data reception and is mutually
exclusive with RXERR.
3
RXSOVW
2
RXVOID
1
RXERR
0
RXACK
相關PDF資料 |
PDF描述 |
|---|---|
| W81E381AD | FULL SPEED USB INTEGRATED MICROCONTROLLER |
| W81E381D | FULL SPEED USB INTEGRATED MICROCONTROLLER |
| W82C610 | Monitor Software OSD(On Screen Display) IC(監控軟件屏幕顯示控制器) |
| W82MV-NSBC | 2Mx32 SRAM 3.3V MULTI-CHIP PACKAGE |
| W82MV-NSBI | 2Mx32 SRAM 3.3V MULTI-CHIP PACKAGE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W81E381AD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:FULL SPEED USB INTEGRATED MICROCONTROLLER |
| W81E381D | 制造商:WINBOND 制造商全稱:Winbond 功能描述:FULL SPEED USB INTEGRATED MICROCONTROLLER |
| W-82 | 制造商:Hozan Tool Industrial Co Ltd 功能描述: 制造商:Curtis Industries 功能描述:DIN RAIL SLOTTED |
| W820 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W8200015-01 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。