
W83877ATF
Publication Release Date: April 1998
- 121 -
Version 0.51
GIOP1MD2-GIOP1MD0 (Bit 7-bit 5): GIOP1 pin mode selection
GIOP1MD2
GIOP1MD1
GIOP1MD0
GIOP1 pin
0
0
0
inactive (tri-state)
0
0
1
as a data output pin (SD1
→
GIOP1), when (AEN = L)
AND (NIOW = L) AND (SA10-0 = GIO1AD10-0), the
value of SD1 will be present on GIOP1
0
1
0
as a data input pin (GIOP1
→
SD1), when (AEN = L)
AND (NIOR = L) AND (SA10-0 = GIO1AD10-0), the
value of GIOP1 will be present on SD1
0
1
1
as a data input/output pin (GIOP1
SD1).
When (AEN = L) AND (NIOW = L) AND (SA10-0 =
GIO1AD10-0), the value of SD1 will be present on
GIOP1 When (AEN = L) AND (NIOR = L) AND (SA10-
0 = GIO1AD10-0), the value of GIOP1 will be present
on SD1
1
X
X
as a Chip Select pin, the pin will be active at (AEN =
L) AND (SA10-0 = GIO1AD10-0) OR (NIOR = L) OR
(NIOW = L)
GIO1CSH (Bit 4):
0
the Chip Select pin will active LOW when (AEN = L) AND (SA10-0 = GIOAD10-0)
OR (NIOR = L) OR (NIOW = L)
1
the Chip Select pin will active HIGH when (AEN = L) AND (SA10-0 = GIOAD10-0)
OR (NIOR = L) OR (NIOW = L)
GCS1IOR (Bit 3): See below.
GCS1IOW (Bit 2): See below.
GCS1IOR
GCS1IOW
0
0
GIOP1 functions as a Chip Select pin, and will be active when
(AEN = L) AND (SA10-0 = GIO1AD10-0)
0
1
GIOP1 functions as a Chip Select pin, and will be active when
(AEN = L) AND (SA10-0 = GIO1AD10-0) AND (NIOW = L)
1
0
GIOP1 functions as a Chip Select pin, and will be active when
(AEN = L) AND (SA10-0 = GIO1AD10-0) AND (NIOR = L)
1
1
GIOP1 functions as a Chip Select pin, and will be active when
(AEN = L) AND (SA10-0 = GIO1AD10-0) AND (NIOW = L OR
NIOR = L)
GDA0OPI (Bit 1): See below.