- 您現在的位置：買賣IC網 > PDF目錄363893 > W65C816S (Electronic Theatre Controls, Inc.) Microprocessor PDF資料下載
參數資料
| 型號： | W65C816S |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數： | 19/62頁 |
| 文件大小： | 1129K |
| 代理商： | W65C816S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
The Western Design Center, Inc.
W65C816S Data Sheet
The Western Design Center
W65C816S
19
3.13 Reset (RESB)
The Reset (RESB) active low input is used to initialize the microprocessor and start program execution. The Reset input
buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pull-up device. The RESB signal
must be held low for at least two clock cycles after VDD reaches operating voltage. Ready (RDY) has no effect while RESB
is being held low. The stack pointer must be initialized by the user's software. During the Reset conditioning period the
following processor initialization takes place:
Registers
D=0000
SH=01, SL=*
DBR=00
XH=00, XL=*
PBR=00
YH=00, YL=*
A=*
P Register
N
V
M
X
D
I
Z
C/E
*
*
1
1
0
1
*
*/1
*=not initialized
When Reset is brought high, an interrupt sequence is initiated
STP and WAI instructions are cleared
RWB remains in the high state during the stack address cycles.
The Reset vector address is 00FFFC,D.(see Table 6-1 for Vectors)
PC is loaded with the contents of 00FFFC,D
3.14 Valid Data Address (VDA) and Valid Program Address (VPA)
The Valid Data Address (VDA) and Valid Program Address (VDA) output signals indicate valid memory
addresses when high and are used for memory or I/O address qualification.
VDA VPA
0
0
Internal Operation Address and Data Bus available. The Address Bus may be invalid.
0
1
Valid program address-may be used for program cache control.
1
0
Valid data address-may be used for data cache control.
1
1
OpCode fetch-may be used for program cache control and single step control
3.15 VDD and VSS
VDD is the positive supply voltage and VSS is system logic ground.
3.16 Vector Pull (VPB)
The Vector Pull (VPB) active low output indicates that a vector location is being addressed during an interrupt
sequence. VPB is low during the last two interrupt sequence cycles, during which time the processor loads the PC
with the interrupt handler vector location. The VPB signal may be used to select and prioritize interrupts from
several sources by modifying the vector addresses.
Signals
E=1
MX=1
RWB=1
VDA=0
VPB=1
VPA=0
相關PDF資料 |
PDF描述 |
|---|---|
| W6612 | Dual PCM Codec(雙通道PCM編解碼器) |
| W6630CR | Stereo Audio DAC(立體聲D/A轉換器) |
| W6631CS | Stereo Audio DAC(立體聲音頻數模轉換器) |
| W6631 | STEREO AUDIO DAC |
| W6662CF | CCD(Correlated Double Sampler)/CIS(Contact Image Sensors) Analog Front End Signal Processor.(耦合采樣器／接觸圖象傳感器模擬前端信號處理器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W65C816S6PG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S6PLG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S8P-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8PL-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8Q-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
發布緊急采購，3分鐘左右您將得到回復。