- 您現在的位置：買賣IC網 > PDF目錄363893 > W65C816S (Electronic Theatre Controls, Inc.) Microprocessor PDF資料下載
參數資料
| 型號： | W65C816S |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數： | 26/62頁 |
| 文件大小： | 1129K |
| 代理商： | W65C816S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
The Western Design Center, Inc.
W65C816S Data Sheet
The Western Design Center
W65C816S
26
Program Counter Relative-r
The Program Counter Relative (r) addressing is referred to as Relative Addressing and is used only with the
Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program
Counter, which has been updated to point to the OpCode of the next instruction. The offset is a signed 8-bit
quantity in the range from -128 to 127. The Program Bank Register is not affected.
Stack-s
Stack (s) addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to
Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0.
Interrupt Vectors are always fetched from Bank 0.
Stack Relative-d,s
With Stack Relative (d,s) addressing the low-order 16 bits of the effective address is formed from the sum of the
second byte of the instruction and the stack pointer. The high-order 8 bits of the effective address are always zero.
The relative offset is an unsigned 8-bit quantity in the range of 0 to 255.
Instruction:
OpCode
offset
then:
Stack Pointer
+
offset
Operand Address:
00
effective address
Stack Relative Indirect Indexed-(d,s),y
With Stack Relative Indirect Indexed ((d,s),y) addressing the second byte of the instruction is added to the Stack
Pointer to form a pointer to the low-order 16-bit base address in Bank 0. The Data Bank Register contains the
high-order 8 bits of the base address. The effective address is the sum of the 24-bit base address and the Y Index
Register.
Instruction:
OpCode
offset
Stack Pointer
00
S + offset
then +
DBR
base address
+
offset
Y Reg
Operand Address:
effective address
相關PDF資料 |
PDF描述 |
|---|---|
| W6612 | Dual PCM Codec(雙通道PCM編解碼器) |
| W6630CR | Stereo Audio DAC(立體聲D/A轉換器) |
| W6631CS | Stereo Audio DAC(立體聲音頻數模轉換器) |
| W6631 | STEREO AUDIO DAC |
| W6662CF | CCD(Correlated Double Sampler)/CIS(Contact Image Sensors) Analog Front End Signal Processor.(耦合采樣器／接觸圖象傳感器模擬前端信號處理器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W65C816S6PG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S6PLG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S8P-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8PL-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8Q-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
發布緊急采購，3分鐘左右您將得到回復。