- 您現在的位置：買賣IC網 > PDF目錄363893 > W65C816S (Electronic Theatre Controls, Inc.) Microprocessor PDF資料下載
參數資料
| 型號： | W65C816S |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數： | 57/62頁 |
| 文件大小： | 1129K |
| 代理商： | W65C816S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁
The Western Design Center, Inc.
W65C816S Data Sheet
The Western Design Center
W65C816S
57
8.1 Stack Addressing
When in the Native mode, the Stack may use memory locations 000000 to 00FFFFF. The effective address of
Stack, Stack Relative, and Stack Relative Indirect Indexed addressing modes will always be within this range.
In the Emulation mode, the Stack address range is 000100 to 0001FF. The following OpCodes and addressing
modes will increment or decrement beyond this range when accessing two or three bytes: JSL, JSR (a,x), PEA,
PEI, PER, PHD, PLD, RTL
8.2 Direct Addressing
8.2.1
The Direct Addressing modes are often used to access memory registers and pointers. The effective
address generated by Direct; Direct,X and Direct,Y addressing modes will always be in the Native mode range
000000 to 00FFFF. When in the Emulation mode, the direct addressing range is 000000 to 0000FF, except for
[Direct] and [Direct],Y addressing modes and the PEI instruction which will increment from 0000FE or
0000FF into the Stack area.
8.2.2
When in the Emulation mode and DH is not equal to zero, the direct addressing range is 00DH00 to
00DHFF, except for [Direct] and [Direct],Y addressing modes and the PEI instruction which will increment
from 00DHFE or 00DHFF into the next higher page.
8.2.3
When in the Emulation mode and DL in not equal to zero, the direct addressing range is 000000 to
00FFFF.
8.3 Absolute Indexed Addressing
The Absolute Indexed addressing modes are used to address data outside the direct addressing range. The
W65C02S addressing range is 0000 to FFFF. Indexing from page FFXX may result in a 00YY data fetch when
using the W65C02S. In contrast, indexing from page ZZFFXX may result in ZZ+1,00YY when using the
W65C816S.
8.4 ABORTB Input
8.4.1
ABORTB should be held low for a period not to exceed one cycle. Also, if ABORTB is held low
during the Abort Interrupt sequence, the Abort Interrupt will be aborted. It is not recommended to abort the
Abort Interrupt. The ABORTB internal latch is cleared during the second cycle of the Abort Interrupt.
Asserting the ABORTB input after the following instruction cycles will cause registers to be modified:
8.4.1.1 Read-Modify-Write: Processor status modified if ABORTB is asserted after a modify cycle.
8.4.1.2 RTI: Processor status modified if ABORTB is asserted after cycle 3.
8.4.1.3 IRQB, NMIB, ABORTB BRK, COP: When ABORTB is asserted after cycle 2, PBR and
DBR will become 00 (Emulation mode) or PBR will become 00 (Native mode).
8.4.2
The ABORT Interrupt has been designed for virtual memory systems. For this reason, asynchronous
ABORTB's may cause undesirable results due to the above conditions
8.5 VDA and VPA Valid Memory Address Output Signals
When VDA or VPA are high and during all write cycles, the Address Bus is always valid. VDA and VPA
should be used to qualify all memory cycles. Note that when VDA and VPA are both low, invalid addresses
may be generated. The Page and Bank addresses could also be invalid. This will be due to low byte addition
only. The cycle when only low byte addition occurs is an optional cycle for instructions which read memory
when the Index Register consists of 8 bits. This optional cycle becomes a standard cycle for the Store
instruction, all instructions using the 16-bit Index Register mode, and the Read-Modify-Write instruction when
using 8- or 16-bit Index Register modes.
相關PDF資料 |
PDF描述 |
|---|---|
| W6612 | Dual PCM Codec(雙通道PCM編解碼器) |
| W6630CR | Stereo Audio DAC(立體聲D/A轉換器) |
| W6631CS | Stereo Audio DAC(立體聲音頻數模轉換器) |
| W6631 | STEREO AUDIO DAC |
| W6662CF | CCD(Correlated Double Sampler)/CIS(Contact Image Sensors) Analog Front End Signal Processor.(耦合采樣器／接觸圖象傳感器模擬前端信號處理器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W65C816S6PG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S6PLG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S8P-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8PL-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8Q-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
發布緊急采購，3分鐘左右您將得到回復。