
W79E201
Publication Release Date: December 16, 2004
- 11 -
Revision A2
Continued
BIT
4
3
2
NAME
-
GF1
GF0
FUNCTION
Reserve
General purpose user flag.
General purpose user flag.
1: Setting this bit causes the Chip to go into the POWER DOWN mode. In this mode
all the clocks are stopped and program execution is frozen.
1: Setting this bit causes the Chip to go into the IDLE mode. In this mode the clocks
to the CPU are stopped, so program execution is frozen. But the clock to the serial
port, ADC, timer and interrupt blocks is not stopped, and these blocks continue
operating.
1
PD
0
IDL
Timer Control
Bit:
7
6
5
4
3
2
1
0
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
Mnemonic: TCON
Address: 88h
BIT
NAME
FUNCTION
7
TF1
Timer 1 overflow flag: This bit is set when Timer 1 overflows. It is cleared
automatically when the program does a timer 1 interrupt service routine. Software
can also set or clear this bit.
Timer 1 run control: This bit is set or cleared by software to turn timer/counter on or
off.
Timer 0 overflow flag: This bit is set when Timer 0 overflows. It is cleared
automatically when the program does a timer 0 interrupt service routine. Software
can also set or clear this bit.
Timer 0 run control: This bit is set or cleared by software to turn timer/counter on or
off.
6
TR1
5
TF0
4
TR0
3
IE1
Interrupt 1 Edge Detect: Set by hardware when an edge/level is detected on
INT1
.
This bit is cleared by hardware when the service routine is vectored to only if the
interrupt was edge triggered. Otherwise it follows the pin.
Interrupt 1 type control: Set/cleared by software to specify falling edge/ low level
triggered external inputs.
2
IT1
1
IE0
Interrupt 0 Edge Detect: Set by hardware when an edge/level is detected on
INT0
.
This bit is cleared by hardware when the service routine is vectored to only if the
interrupt was edge triggered. Otherwise it follows the pin.
Interrupt 0 type control: Set/cleared by software to specify falling edge/ low level
triggered external inputs.
0
IT0