国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W79E802A
廠商: WINBOND ELECTRONICS CORP
元件分類: 8位微控制器
英文描述: 8-BIT MICROCONTROLLER
中文描述: 8位微控制器
文件頁數: 34/115頁
文件大小: 1456K
代理商: W79E802A
W79E804A/803A/802A
- 34 -
Continued
BIT
NAME
FUNCTION
4
STO
The bit STO bit is set while I2C is in a master mode. A STOP condition is transmitted
to the I2C bus. When the STOP condition is detected on the bus, the I2C hardware
clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus
error condition. In this case, no STOP condition is transmitted to the I2C bus.
However, the I2C hardware behaves as if a STOP condition has been received and it
switches to the not addressable slave receiver mode. The STO flag is automatically
cleared by hardware. If the STA and STO bits are both set, then a STOP condition is
transmitted to the I2C bus if I2C is in a master mode (in a slave mode, I2C generates
an internal STOP condition which is not transmitted). I2C then transmits a START
condition.
0: When the SI flag is reset, no serial interrupt is requested, and there is no
stretching on the serial clock on the SCL line.
1: When a new SIO state is present in the I2STATUS register, the SI flag is set by
hardware, and, if the EA and ES bits (in IE register) are both set, a serial interrupt
is requested when SI is set. The only state that does not cause SI to be set is
state F8H, which indicates that no relevant state information is available. When SI
is set, the low period of the serial clock on the SCL line is stretched, and the serial
transfer is suspended. A high level on the SCL line is unaffected by the serial
interrupt flag. SI must be cleared by software.
The Assert Acknowledge Flag
0: A not acknowledge (high level to SDA) will be returned during the acknowledge
clock pulse on SCL when: 1) A data has been received while SIO is in the master
receiver mode. 2) A data byte has been received while SIO is in the addressed
slave receiver mode.
1: An acknowledge (low level to SDA) will be returned during the acknowledge clock
pulse on the SCL line when: 1) The own slave address has been received. 2) A
data byte has been received while SIO is in the master receiver mode. 3) A data
byte has been received while SIO is in the addressed slave receiver mode. 4) The
General Call address has been received while the general call bit (GC) in I2ADDR
is set.
Reserved.
Reserved.
3
SI
2
AA
1
0
-
-
I2C ADDRESS REGISTER
Bit:
7
6
5
4
3
2
1
0
I2ADDR.7
I2ADDR.6
I2ADDR.5
I2ADDR.4
I2ADDR.3
I2ADDR.2
I2ADDR.1
GC
Mnemonic: I2ADDR
Address: C1h
相關PDF資料
PDF描述
W79E802ADG 8-BIT MICROCONTROLLER
W79E802ASG 8-BIT MICROCONTROLLER
W79E803 8-BIT MICROCONTROLLER
W79E803A 8-BIT MICROCONTROLLER
W79E803ADG 8-BIT MICROCONTROLLER
相關代理商/技術參數
參數描述
W79E802ADG 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER
W79E802ASG 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER
W79E803 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER
W79E803A 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER
W79E803ADG 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER