- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363904 > W89C841F (WINBOND ELECTRONICS CORP) 3-IN - 1 10/100M FAST ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | W89C841F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 3-IN - 1 10/100M FAST ETHERNET CONTROLLER |
| 中文描述： | 2 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128 |
| 封裝： | 14 X 20 X 2.75 MM, QFP-128 |
| 文件頁(yè)數(shù)： | 75/102頁(yè) |
| 文件大小： | 1154K |
| 代理商： | W89C841F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)當(dāng)前第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)
W89C841F/D
Publication Release Date: October 18, 2001
- 75 -
Revision A3
Dc8/DMMAR MII Management Access Register, continued
BIT
28:26
25:21
ATTRIBUTE
R
R/W
BIT NAME
-----
PHYADD
DESCRIPTION
Reserved. Fixed to 0
PHY Address
The PHY address must be the same as internal
transceiver’s PHY address setting. Deafult to 01h.
PHY’s Register Address
Refer to MII Management Registers to access the
dedicated register.
PHY Register Data
PHY Register Data is used to store the read/write data for
MII management registers in embedded transceiver.
20:16
R/W
REGADD
15:0
R/W
REGData
Dcc/DPA0 Physical Address Register 0
The register defines the first 32 bits of the 48 bits MAC address. The DPA0 value is loaded from
EEPROM after hardware reset
BIT
31:24
ATTRIBUTE
R/W
BIT NAME
PAR3
DESCRIPTION
Physical Address 3
The PAR3 defines the bit 24
31 of the MAC address.
Physical Address 2
The PAR2 defines the bit 16
23 of the MAC address.
Physical Address 1
The PAR1 defines the bit 8
15 of the MAC address.
Physical Address 0
The PAR0 defines the bit 0
7 of the MAC address.
23:16
R/W
PAR2
15:8
R/W
PAR1
7:0
R/W
PAR0
Dd0/DPA1 Physical Address Register 1
The register defines the last 16 bits of the 48 bits MAC address. The DPA1 value is loaded from
EEPROM after hardware reset
BIT
31:16
15:8
ATTRIBUTE
R
R/W
BIT NAME
---
PAR5
DESCRIPTION
Reserved. Fixed at 0.
Physical Address 5
The PAR5 defines the 40
47 bit of the 48 bit of the MAC
address.
Physical Address 4
The PAR0 defines the 32
39 bit of the 48 bit of the MAC
address.
7:0
R/W
PAR4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W89C880F | 100Base-Tx/T4 Multiport Repeater Controller(100Base-Tx/T4多端口中繼器控制器) |
| W89C92 | PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER |
| W89C926 | PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER |
| W89C926F | 10M PCMCIA Ethernet Network Interface Controller |
| W89C940 | ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W89C841F/D | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:3-IN-1 100BASE-TX/FX & 10BASE-T Ethernet Controller |
| W89C880F | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Hub Controller |
| W89C92 | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER |
| W89C926 | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER |
| W89C926F | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:10M PCMCIA Ethernet Network Interface Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。