- 您現在的位置：買賣IC網 > PDF目錄363908 > W9321 (WINBOND ELECTRONICS CORP) ADPCM Codec(ADPCM編解碼器) PDF資料下載
參數資料
| 型號： | W9321 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 編解碼器 |
| 英文描述： | ADPCM Codec(ADPCM編解碼器) |
| 中文描述： | MU-LAW, ADPCM CODEC, PDIP28 |
| 封裝： | PLASTIC, DIP-28 |
| 文件頁數： | 14/35頁 |
| 文件大?。?/td> | 457K |
| 代理商： | W9321 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Preliminary W9321
- 14 -
SSP Rx
D7
D6
D5
D4
D3
D2
D1
D0
SSP EN
SSP CLK
SSP Tx
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Don't Care
A3
A2
A1
A0
Don't Care
R
Figure 7-9 Single 16 bit for Read Operation of SSP Register
7.5. Sequence and Control
This block generates some internal clocks, providing clocks such as 1.024 MHz and 8 KHz for
Σ
codec-filter operation. The master clock MCLK, which supports the clock of the DSP engine, may be
asynchronous to all other blocks. Its frequency is typically 10.24 MHz for cordless applications using
Winbond chips.
The
Σ
codec-filter may use the BCLKR pin as a direct 1.024 MHz input. The rising edge of this input
clock must be approximately aligned with the rising edge of the FST. This mode requires that the
ADPCM transmit and receive be controlled by the BCLKT pin. This is configured by the SSP port
through the BR0(b7) register.
There are two ways of forcing the device into a low power consumption condition in power down
mode. One way is the hardware power down mode where the PDI/RESET pin is held to logic 0. The
other way is the software power down mode where the register BR0(b1:b0) is set through the SSP.
When the BR0(b1) setting initiates an analog power down, all clocks for analog signal processing will
be halted. To initiate a digital power down, the BR0(b0) register can be programmed to logic 1 to halt
all clocks for all digital signal processing. When the chip is powered down, the VAG, TG, RO, PO,
AXO, DT and SSP Tx outputs are all high impedance. When the power is reactivated from the power
down mode, the ADPCM algorithm is reset to the CCITT initiate state.
7.6. I/O Level
Digital I/O for the device can be programmed in either Mu-law or A-law. Full scale and zero words for
these two log-PCM forms are shown in Table 7-1. For analog signal processing, the maximum
transmit level is 3.17 dBm0 for Mu-Law or 3.14 dBm0 for A-Law. These values meet the CCITT
G.711specifications.
MU-LAW
Segment Bits
000
111
111
000
A-LAW
Level
Sign
1
1
0
0
Step Bits
0000
1111
1111
0000
Sign
1
1
0
0
Segment Bits
010
101
101
010
Step Bits
1010
0101
0101
1010
+ max. scale
+Zero
- Zero
- max. scale
Table 7-1 Full Scale and Zero Word for Mu/A-Law
相關PDF資料 |
PDF描述 |
|---|---|
| W9330F | Code Division Spread Spectrum Cordless Telephone Controller(具有編碼分劃和擴展頻普技術的無繩電話控制器) |
| W934GD5V | THE GREEN SOURCE COLOR DEVICES ARE MADE WITH GALLIUM PHOSPHIDE GREEN LIGHT EMITTING DIODE |
| W93902 | POCSAG Decoder For Pagers(尋呼機的POCSAG 解碼器) |
| W93910 | ERMES(Enhanced Radio Emessage System) Paging Protcol Decoder(增強的無線電子信息系統尋呼解碼器) |
| W942508CH | 8M x 4 BANKS x 8 BIT DDR SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W9322-ZC158 | 制造商:Winslow Adaptics Ltd 功能描述:20 pin PLCC plug - height 9.3mm |
| W9322-ZC160 | 制造商:Winslow Adaptics Ltd 功能描述:20 pin PLCC plug - height 7.2mm |
| W9323 | 制造商:Performance Tool 功能描述:Two Piece Camo Knife Gift Set 制造商:Winslow Adaptics Ltd 功能描述:28 way surface mount PLCC plug |
| W9323/W9335 | 制造商:PERFORMANCE TOOLS 功能描述:2 PIECE CAMO KNIFE GIFT SET |
| W9323-ZC158 | 制造商:Winslow Adaptics Ltd 功能描述:28 pin PLCC plug - height 9.3mm |
發布緊急采購，3分鐘左右您將得到回復。