国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號(hào): W9321
廠商: WINBOND ELECTRONICS CORP
元件分類: 編解碼器
英文描述: ADPCM Codec(ADPCM編解碼器)
中文描述: MU-LAW, ADPCM CODEC, PDIP28
封裝: PLASTIC, DIP-28
文件頁(yè)數(shù): 5/35頁(yè)
文件大小: 457K
代理商: W9321
Preliminary W9321
Publication Release Date: May 1999
- 5 -
Revision A1
4.2. Analog Interface, continued
PIN NAME
PI
PIN NO.
10
I/O
I
FUNCTION
This pin is the inverting input to the PO- (pin-11) power amplifier. It
may be dc referenced to either the VAG pin or V
EXT
/2 by BR2 (b7).
This pin and PO- are used to set the gain by using external
resistors. Connecting this pin to V
DD
will power down the chip and
the PO+ and PO- outputs will be high impedance.
This pin is the inverting power amplifier output. Its operation is
same as the AXO- (pin-6). In the application, this pin can drive the
speaker on the receiver.
This pin is the non-inverting power amplifier output. Its operation is
the same as the AXO+ (pin-7). In the application, this pin can drive
the speaker of the receiver.
PO-
11
O
PO+
12
O
4.3. ADPCM/PCM Serial Interface
PIN NAME
MCLK
PIN NO.
21
I/O
I
FUNCTION
This pin is the system master clock input pin. It typically accepts
10.24 MHz for Winbond cordless applications. This pin is the
oscillator input.
This pin is an 8 KHz pulse train for transmission of frame syncs.
This pin synchronizes the output of the DT pin (pin-20).
The bit clock for transmission. It shifts out the data on the DT pin
on the rising edge. The frequency may vary from 128K to 2048
KHz.
This pin is tri-state output data for transmission controlled by FST
and BCLKT pin.
This pin is an 8K Hz pulse train to receive frame syncs. This pin
synchronizes the input of the DR pin (pin-25).
This pin is the receive bit clock. It shifts data on the DR pin into the
chip on the falling edge. The frequency varies from 128K to 2048
KHz.
This pin is the receive input data controlled by the FSR and BCLKR
pins.
FST
18
I
BCLKT
19
I
DT
20
O
FSR
27
I
BCLKR
26
I
DR
25
I
4.4. Serial Setup Port(SSP) Interface
PIN NAME
SSP EN
PIN NO.
14
I/O
I
FUNCTION
This pin is the enable signal for SSP setup. This pin is held low to
select the16 control and status registers. There are two timing
controls. One is for double 8 bit transfer mode; the other control is
for the single 16 bit transfer mode. See the timing diagram, Figure
7-6 to 7-9, in Section 7.4.
相關(guān)PDF資料
PDF描述
W9330F Code Division Spread Spectrum Cordless Telephone Controller(具有編碼分劃和擴(kuò)展頻普技術(shù)的無繩電話控制器)
W934GD5V THE GREEN SOURCE COLOR DEVICES ARE MADE WITH GALLIUM PHOSPHIDE GREEN LIGHT EMITTING DIODE
W93902 POCSAG Decoder For Pagers(尋呼機(jī)的POCSAG 解碼器)
W93910 ERMES(Enhanced Radio Emessage System) Paging Protcol Decoder(增強(qiáng)的無線電子信息系統(tǒng)尋呼解碼器)
W942508CH 8M x 4 BANKS x 8 BIT DDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W9322-ZC158 制造商:Winslow Adaptics Ltd 功能描述:20 pin PLCC plug - height 9.3mm
W9322-ZC160 制造商:Winslow Adaptics Ltd 功能描述:20 pin PLCC plug - height 7.2mm
W9323 制造商:Performance Tool 功能描述:Two Piece Camo Knife Gift Set 制造商:Winslow Adaptics Ltd 功能描述:28 way surface mount PLCC plug
W9323/W9335 制造商:PERFORMANCE TOOLS 功能描述:2 PIECE CAMO KNIFE GIFT SET
W9323-ZC158 制造商:Winslow Adaptics Ltd 功能描述:28 pin PLCC plug - height 9.3mm