国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W93902
廠商: WINBOND ELECTRONICS CORP
元件分類: 尋呼電路
英文描述: POCSAG Decoder For Pagers(尋呼機的POCSAG 解碼器)
中文描述: TELECOM, PAGING DECODER, PDSO24
封裝: SSOP-24
文件頁數: 5/22頁
文件大小: 244K
代理商: W93902
W93902
Publication Release Date: October 1997
- 5 -
Revision A3
XRESET
Total 128 clocks
TXCLK
At least 2 mS
At least 2 mS
TXDATA
D0
D1
D2
D3
D4
D5
D123 D124 D125 D126 D127
Figure 1. Programming Timing
Off Mode
After the W93902 has received 128 TXCLKs it will enter sync catch mode, if the ON pin is high, or off
mode, if the ON pin is low. When the chip is in off mode, all output pins are inactive except for the
Fout pin. Thus in off mode the chip provides only a timer reference clock function.
The chip can be switched on or off at any time by setting the ON pin to high or low, respectively.
Sync Catch Mode
In sync catch mode, the W93902 uses special timing to detect the synchronization codeword. First,
when the ON pin goes from low to high, BS1 and BS3 remain high for up to four batches (4.5 sec for
512 bps and 1.92 sec for 1200 bps) to search for the preamble codeword or synchronization
codeword. The detailed timing is shown below.
XRESET
TXCLK
At least 2 mS
At least 2 mS
Total 128 clocks
ON
BS1
4 batches
BS3
BS2
Figure 2
Note: The BS1 is to control the RF power, the BS2 is to discharge, and the BS3 is used to control the PLL power.
相關PDF資料
PDF描述
W93910 ERMES(Enhanced Radio Emessage System) Paging Protcol Decoder(增強的無線電子信息系統尋呼解碼器)
W942508CH 8M x 4 BANKS x 8 BIT DDR SDRAM
W942508CH-5 8M x 4 BANKS x 8 BIT DDR SDRAM
W942508CH-6 8M x 4 BANKS x 8 BIT DDR SDRAM
W942508CH-7 8M x 4 BANKS x 8 BIT DDR SDRAM
相關代理商/技術參數
參數描述
W93910 制造商:WINBOND 制造商全稱:Winbond 功能描述:ERMES PAGING DECODER
W9393 制造商:Winslow Adaptics Ltd 功能描述:28/32 way DIL-PLCC plug conversion,W9393
W9395 制造商:Winslow Adaptics Ltd 功能描述:40/44 way DIL-PLCC plug conversion,W9395
W93-A112-50 制造商:TE Connectivity 功能描述:
W93A8AD/SYC/H 制造商:Kingbright Corporation 功能描述: