国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號(hào): W982516BH75I
廠商: WINBOND ELECTRONICS CORP
元件分類: DRAM
英文描述: 4M X 4 BANKS X 16 BIT SDRAM
中文描述: 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 INCH, 0.80 MM PITCH, TSOP2-54
文件頁(yè)數(shù): 5/43頁(yè)
文件大?。?/td> 1570K
代理商: W982516BH75I
W982516BH
Publication Release Date: December 13, 2001
- 5 -
Revision A2
5. PIN DESCRIPTION
PIN NO.
PIN NAME
FUNCTION
DESCRIPTION
23
26, 22,
29
36
A0
A12
Address
Multiplexed pins for row and column address.
Row address: A0
A12. Column address: A0
A8.
20, 21
BS0, BS1
Bank Select
Select bank to activate during row address latch
time, or bank to read/write during address latch time.
2, 4, 5, 7, 8, 10,
11, 13, 42, 44,
45, 47, 48, 50,
51, 53
DQ0
DQ16
Data
Input/Output
Multiplexed pins for data output and input.
19
CS
Chip Select
Disable or enable the command decoder. When
command decoder is disabled, new command is
ignored and previous operation continues.
18
RAS
Row Address
Strobe
Command input. When sampled at the rising edge
of the clock, RAS , CAS and WE define the
operation to be executed.
17
CAS
Column Address
Strobe
Referred to RAS
16
WE
Write Enable
Referred to RAS
15, 39
LDQM,
UDQM
Input/Output
Mask
The output buffer is placed at Hi-Z (with latency of
2) when DQM is sampled high in read cycle. In
write cycle, sampling DQM high will block the write
operation with zero latency.
38
CLK
Clock Inputs
System clock used to sample inputs on the rising
edge of clock.
37
CKE
Clock Enable
CKE controls the clock activation and deactivation.
When CKE is low, Power-down mode, Suspend
mode, or Self Refresh mode is entered.
1, 14, 27
V
CC
Power (+3.3V)
Power for input buffers and logic circuit inside
DRAM.
28, 41, 54
V
SS
Ground
Ground for input buffers and logic circuit inside
DRAM.
3, 9, 43, 49
V
CC
Q
Power (+3.3V)
for I/O Buffer
Separated power from V
CC
, to improve DQ noise
immunity.
6, 12, 46, 52
V
SS
Q
Ground
for I/O Buffer
Separated ground from V
SS
, to improve DQ noise
immunity.
40
NC
No Connection No connection
相關(guān)PDF資料
PDF描述
W982516BH75L 4M X 4 BANKS X 16 BIT SDRAM
W9828BADA 128MB (16M x 64) PC100 SDRAM MODULE(符合PC100標(biāo)準(zhǔn)的128MB (16M x 64) 同步動(dòng)態(tài)RAM模塊)
W9832AADA 32MB (4M x 64) PC100 SDRAM MODULE(符合PC100標(biāo)準(zhǔn)的32MB (4M x 64) 同步動(dòng)態(tài)RAM模塊)
W9832AASA 32MB (4M x 64) SDRAM SO-DIMM MODULE(32MB (4M x 64)小型雙列直插同步動(dòng)態(tài)RAM模塊)
W986408AH 2M words x 8 bit x 4 Banks SDRAM(2M字 x 8 位 x 4 組同步動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W982516BH75L 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M X 4 BANKS X 16 BIT SDRAM
W9825G2JB 制造商:WINBOND 制造商全稱:Winbond 功能描述:2M ? 4 BANKS ? 32BITS SDRAM
W9825G2JB-6 制造商:Winbond Electronics Corp 功能描述:DRAM Chip SDRAM 256M-Bit 8Mx32 3.3V 90-Pin TFBGA 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 256MBIT 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 256MBIT 166MHZ 90TFBGA
W9825G2JB-6I 制造商:Winbond Electronics Corp 功能描述:DRAM Chip SDRAM 256M-Bit 8Mx32 3.3V 90-Pin TFBGA 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 256MBIT 166MHZ 90TFBGA
W9825G2JB-75 制造商:Winbond Electronics Corp 功能描述:DRAM Chip SDRAM 256M-Bit 8Mx32 3.3V 90-Pin TFBGA 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 256MBIT 133MHZ 90TFBGA