- 您現在的位置：買賣IC網 > PDF目錄363910 > W9960CF (WINBOND ELECTRONICS CORP) A Single Chip Multiprotcol High Performance Video CODEC(單片多協議高性能視頻編解碼器) PDF資料下載
參數資料
| 型號： | W9960CF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 消費家電 |
| 英文描述： | A Single Chip Multiprotcol High Performance Video CODEC(單片多協議高性能視頻編解碼器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數： | 18/65頁 |
| 文件大小： | 368K |
| 代理商： | W9960CF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
W9960CF
Winbond Confidential
18
June 1997
VRISC provides 32 vectors on the top of the VRISC program space for jumping to interrupt
service routines. These 32 interrupt jump vectors consist of 15 engine interrupts (0001h~000Fh)
and 16 DMA TC interrupts (0010h~001Fh). The 0000h vector jumps to the main program
starting address. The following example describes the interrupt handling flow:
VRISC Start : VRISC Program Counter (PC) always starts from address 0000h after the
host processor enables VRISC. The content of address 0000h should be a JMP
instruction to jump to the entry point of the main program. (path1)
Engine Interrupts : When VRISC receives an engine interrupt, Program Counter assumes
the value of the interrupt vector address according to the interrupt happening (path2).
The processor then jumps to the interrupt service routine (path3). When an interrupt is
happening, VRISC disables other interrupt inputs and stores the current fetch address at
IF stage, current instruction at DEC stage, and current status at EXE stage to shadow
registers. They will be restored after VRISC finishes the interrupt service.
Interrupt Service Routine : The IVEC (Interrupt Vector) register has to be read out to
generate an acknowledge signal to the interrupting engine. An EI instruction should be
used at the bottom of the service routine to enable other interrupt inputs again. The last
instruction of a service routine is the RET instruction, which restores all status from the
shadow registers and then the VRISC resumes the original program flow (path4).
相關PDF資料 |
PDF描述 |
|---|---|
| W9961CF | H.263/H.261 Video Codec |
| W9967BCF | JPEG USB Camera Chip(運用JPEG壓縮技術和通用串行總線結構技術的照相電路數字處理芯片的攝像照相機接口控制器) |
| W9967CF | JPEG USB Camera Chip(運用JPEG壓縮技術和通用串行總線結構技術的照相電路數字處理芯片的攝像照相機接口控制器) |
| W99681CF | JPEG USB Dual Mode Camera Chip(運用JPEG壓縮技術、通用串行總線結構技術、雙制式的照相電路數字處理芯片的攝像照相機接口控制器) |
| W9971CF | Integrated Video Graphics Accelerator(集成的視頻圖形加速器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W9961CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:H.263/H.261 Video Codec |
| W9966CF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W9966TF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W99681CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:JPEG USB Dual Mode Camera Chip |
| W99685 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。