- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363910 > W9960CF (WINBOND ELECTRONICS CORP) A Single Chip Multiprotcol High Performance Video CODEC(單片多協(xié)議高性能視頻編解碼器) PDF資料下載
參數(shù)資料
| 型號： | W9960CF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 消費家電 |
| 英文描述： | A Single Chip Multiprotcol High Performance Video CODEC(單片多協(xié)議高性能視頻編解碼器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 30/65頁 |
| 文件大小： | 368K |
| 代理商： | W9960CF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
W9960CF
Winbond Confidential
30
June 1997
3.7 INTERRUPT/TRIGGER Controller
This controller provides 10 different Interrupts to VRISC and 5 triggering signals for VRISC to
trigger engines.
Trigger #0 is used for Video Capture triggering. Trigger #1 is used to start ME motion estimation
search. Trigger #2 is used to start FILTER block operation. Trigger #3 is used to trigger IDCT to
start decoding inverse discrete cosine transform operation. Trigger #4 is used to trigger DCT to
start encoding forward discrete cosine transform.
Interrupt #5 is XDMA Terminal Count Interrupt. Interrupt #6 is the interrupt coming from ISA-like
external interface. Interrupt #7 indicates the VLE FIFO full while T-coeff. encoding. Interrupt #8
and #9 are TIMER TR (Temporal Reference) Interrupts for decoding and encoding. Interrupt #10
and #11 are the TIMER time out interrupts. Interrupt #12 is used for host to interrupt VRISC.
Interrupt #13 indicates VLD operation is completed after VLD command register is triggered.
Interrupt #14 indicates the PIO BCH code is not aligned with frame. Interrupt #15 indicates a
Run-Level Block Error in VLD decoding.
All interrupts can be enabled or disabled as specified by the mask bits of the IMSK register. It will
response which channel is active on ISR register and generate an INT to VRISC. When VRISC
enters an interrupt service routine, it has to read out the IVEC register to have Interrupt
Controller assert INTA to clear interrupt status.
Signal
Type
INTG_IN
INTG_OUT
ENGINE
Description
0
TRIG
Capture_Trigger
VideoPre
Video Capture trigger
1
TRIG
MERDY
METG
ME
Trigger Motion Estimation
2
TRIG
FRDY
F_TRIGGER
FILTER
Trigger Filter
3
TRIG
TendINT
TriggerDEC
DCT/IDCT
Trigger IDCT
4
TRIG
RISCINT
TriggerENC
DCT/IDCT
Trigger DCT
5
INTR
int1
XDMA
XDMA TC Interrupt
6
INTR
extint
ISA-Like
ISA External Interrupt
7
INTR
VLE_INT
VLETCO
VLE FIFO Full Interrupt
8
INTR
DTR_INT
TIMER
Temp. Ref. Interrupt (Decoder)
9
INTR
ETR_INT
TIMER
Temp. Ref. Interrupt (Encoder)
10
INTR
TOUT0
TIMER
Timer 0 interrupt
11
INTR
TOUT1
TIMER
Timer 1 interrupt
12
INTR
PCI_INT
HOST
Host interrupt RISC
13
INTR
VLRDY_INT
TG_INTA
PIO
VLD is over
14
INTR UFRAME_INT UFRAME_INTA
PIO
Frame Un-lock Interrupt
15
INTR VLDREQ_INT VLDREQ_INTA
VLD
VLD Run Level Block Error
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W9961CF | H.263/H.261 Video Codec |
| W9967BCF | JPEG USB Camera Chip(運用JPEG壓縮技術(shù)和通用串行總線結(jié)構(gòu)技術(shù)的照相電路數(shù)字處理芯片的攝像照相機接口控制器) |
| W9967CF | JPEG USB Camera Chip(運用JPEG壓縮技術(shù)和通用串行總線結(jié)構(gòu)技術(shù)的照相電路數(shù)字處理芯片的攝像照相機接口控制器) |
| W99681CF | JPEG USB Dual Mode Camera Chip(運用JPEG壓縮技術(shù)、通用串行總線結(jié)構(gòu)技術(shù)、雙制式的照相電路數(shù)字處理芯片的攝像照相機接口控制器) |
| W9971CF | Integrated Video Graphics Accelerator(集成的視頻圖形加速器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9961CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:H.263/H.261 Video Codec |
| W9966CF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W9966TF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W99681CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:JPEG USB Dual Mode Camera Chip |
| W99685 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。