- 您現在的位置：買賣IC網 > PDF目錄363900 > W79E225APG (WINBOND ELECTRONICS CORP) 8-BIT MICROCONTROLLER PDF資料下載
參數資料
| 型號： | W79E225APG |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT MICROCONTROLLER |
| 中文描述： | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | ROHS COMPLIANT, PLASTIC, LCC-44 |
| 文件頁數： | 147/200頁 |
| 文件大小： | 3644K |
| 代理商： | W79E225APG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁當前第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁
Preliminary W79E225A/227A Data Sheet
Publication Release Date: December 14, 2007
- 147 -
Revision A2.0
SYMBOL
DEFINITION
ADDRESS
MSB
BIT_ADDRESS, SYMBOL
LSB
RESET
I2TIMER
I2C Timer Counter
Register
I2C Clock Rate
EFH
-
-
-
-
-
ENTI
DIV4
TIF
xxxx x000B
I2CLK
EEH
I2CLK.7 I2CLK.6 I2CLK.5 I2CLK.4 I2CLK.3 I2CLK.2 I2CLK.1 I2CLK.0 0000 0000B
I2STAT
US.7
US.6
US.5
US.4
US.3
I2DAT.7 I2DAT.6 I2DAT.5 I2DAT.4 I2DAT.3 I2DAT.2 I2DAT.1 I2DAT.0 0000 0000B
ADDR.7 ADDR.6 ADDR.5 ADDR.4 ADDR.3 ADDR.2 ADDR.1 GC
-
ENS
STA
STO
SI
I2CSAD
EN.7
EN.6
EN.5
EN.4
EN.3
I2STATUS I2C Status Register
EDH
I2STAT
I2STAT
I2STAT
I2STAT
-
-
-
1111 1000B
I2DAT
I2ADDR
I2CON
I2CSADEN Address
I2C Data
I2C Slave Address
I2C Control Register
ECH
EAH
E9H
0000 0000B
x000 000xB
AA
I2CSAD
EN.2
I2CIN
I2CSAD
EN.1
-
I2CSAD
EN.0
F6H
I2CSAD
I2CSAD
I2CSAD
I2CSAD
1111 1110B
Table 17-1: Control Registers of I2C Ports
17.2.1 Slave Address Registers, I2ADDR
I2C port is equipped with one slave address register. The contents of the register are irrelevant when
I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the
MCU’s own slave address. The I2C hardware will react if the contents of I2ADDR are matched with
the received slave address.
The I2C ports support the “General Call” function. If the GC bit is set the I2C port1 hardware will
respond to General Call address (00H). Clear GC bit to disable general call function.
When GC bit is set, the device is in slave mode which can receive the General Call address(00H) sent
by Master on the I2C bus. This special slave mode is referred to as GC mode.
17.2.2 Data Register, I2DAT
This register contains a byte of serial data to be transmitted or a byte which has just been received.
The CPU can read from or write to this 8-bit directly addressable SFR while it is not in the process of
shifting a byte. Data in I2DAT remains stable as long as SI is set. The MSB is shifted out first.While
data is being shifted out, data on the bus is simultaneously being shifted in; I2DAT always contains the
last data byte present on the bus. Thus, in the event of arbitration lost, the transition from master
transmitter to slave receiver is made with the correct data in I2DAT.
I2DAT and the acknowledge bit form a 9-bit shift register which shifts in or out an 8-bit byte, followed
by an acknowledge bit. The acknowledge bit is controlled by the hardware and cannot be accessed by
the CPU. Serial data is shifted into I2DAT on the rising edges of serial clock pulses on the SCL line.
When a byte has been shifted into I2DAT, the serial data is available in I2DAT, and the acknowledge
bit (ACK or NACK) is returned by the control logic during the ninth clock pulse. Serial data is shifted
out from I2DAT on the falling edges of SCL clock pulses, and is shifted into I2DAT on the rising edges
of SCL clock pulses.
I2DAT.7 I2DAT.6 I2DAT.5 I2DAT.4 I2DAT.3 I2DAT.2 I2DAT.1 I2DAT.0
shifting direction
I2C Data Register:
Figure 17-2: I2C Data Shift
17.2.3 Control Register, I2CON
The CPU can read from and write to this 8-bit, directly addressable SFR
.
Two bits are affected by
hardware: the SI bit is set when the I2C hardware requests a serial interrupt, and the STO bit is
cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS = "0".
相關PDF資料 |
PDF描述 |
|---|---|
| W79E227A | 8-BIT MICROCONTROLLER |
| W79E227AFG | 8-BIT MICROCONTROLLER |
| W79E227APG | 8-BIT MICROCONTROLLER |
| W79E532 | 8-BIT MICROCONTROLLER |
| W79E532A40DL | 8-BIT MICROCONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W79E226AFG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-bit Microcontroller |
| W79E226ALG | 制造商:Nuvoton Technology Corp 功能描述:IC MCU 32K EPROM FLASH 48LQFP |
| W79E226APG | 制造商:Nuvoton Technology Corp 功能描述:IC MCU 32K EPROM FLASH 44PLCC |
| W79E227A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-bit Microcontroller |
| W79E227AFG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-bit Microcontroller |
發布緊急采購，3分鐘左右您將得到回復。