国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W89C880F
廠商: WINBOND ELECTRONICS CORP
元件分類: 通信及網絡
英文描述: 100Base-Tx/T4 Multiport Repeater Controller(100Base-Tx/T4多端口中繼器控制器)
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP160
封裝: PLASTIC, QFP-160
文件頁數: 3/26頁
文件大小: 313K
代理商: W89C880F
W89C880F FastMPR
Publication Release Date: January 1997
- 3 -
Revision A1
PIN DESCRIPTION
TRANSCEIVER INTERFACE PINS
I/O
I
Carrier Sense Input from PHY. When the FastMPR
receives a carrier sense signal from a specific port, it will
echo RXEN to that specific port. CRS <10:0> refers to the
carrier sense signal input of each port (TP10
0). "1" means
the carrier is present.
O/L
Receive Enable Output. RXEN<10:0> refers to the
Receive Enable output of ports TP10
0; 1 means receive
is enabled. When CRSn = 1 and the CRS of other ports is
deactivated, RXENn will be active and the FastMPR is
ready to receive data. Only one of RXEN<10:0> can be
active at any one time.
O/L
Transmit Enable Output. TXEN<10:0> refers to the
transmit enable output of ports TP10
0; "1" means transmit
is enabled. When one of CRS <10:0> = 1, TXEN will be
active and the FastMPR is ready to transmit data to all
other ports except the input port.
I
PHY Link Status Input from PHY. The FastMPR will
propagate the input link status of PHY, output the link
status, and mix it with the received status information of
each port in train to TP0
10RPT pins.
I
PHY Receive Data. The FastMPR receives data from PHY
through these pins. Data are synchronized with the rising
edge of RXC.
O/H
PHY Transmit Data. FastMPR transmits data to PHY
through these pins. Data are synchronized with the rising
edge of RTXC.
O
PHY Receive Error. "1" means an error has occurred in the
data received from PHY.
O/H
FastMPR Transmit Error. "1" means that an RXER or FIFO
error has occurred.
I
Receive Clock. Input from PHY. This pin is used to
synchronize the data received from PHY. The FastMPR
utilizes one of the RXEN<10:0> signals to decide which
RXC input from the receive enable port of PHY should be
chosen.
I
Transmit Clock. An Input clock. This pin is used to
synchronize FastMPR transmit data.
I
Receive Data Valid. Input from PHY. When high, PHY has
valid data present in RXD<3:0>.
NAME
CRS<10:0>
NO.
DESCRIPTION
72, 76, 81, 85,
90, 112, 116,
120, 125, 129,
134
RXEN<10:0>
70, 75, 80, 84,
89, 111, 115,
119, 124, 128,
133
TXEN<10:0>
73, 77, 82, 86,
91, 113, 117,
121, 126, 130,
135
LINK<10:0>
69, 74, 79, 83,
88, 110, 114,
118, 123, 127,
132
109, 108, 106,
105
RXD<3:0>
TXD<3:0>
97, 96, 94, 93
RXER
102
TXER
99
RXC
103
RTXC
16
RXDV
101
相關PDF資料
PDF描述
W89C92 PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
W89C926 PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
W89C926F 10M PCMCIA Ethernet Network Interface Controller
W89C940 ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE)
W89C982 INTEGRATED MULTIPLE REPEATER II
相關代理商/技術參數
參數描述
W89C92 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
W89C926 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
W89C926F 制造商:WINBOND 制造商全稱:Winbond 功能描述:10M PCMCIA Ethernet Network Interface Controller
W89C926PENTIC+ 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
W89C92P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10M CMOS Coaxial Transceiver